


# Continuous-time, multibit, complex $\Delta\Sigma$ ADC

320 Ms/s, 16x oversampling, 3-bit quantizer, 10-bit ENOB.

J. Arias, P. Kiss, V. Prodanov



# Motivation

## ⇒ Why complex $\Delta\Sigma$ :

- ✓ Channel selection and image rejection are done in the digital domain by the decimation filter.
- ✓ Easy analog filtering. (good IQ imbalance, low power)

## ⇒ Why continuous-time (CT):

- ✓ Capable of operation at high sampling frequencies.
- ✓ Low power consumption.
- ✓ Implicit anti-aliasing property.

## ⇒ Why multibit:

- ✓ Good SNR for low oversampling ratios. (16)
- ✓ Good stability.

# Drawbacks

## ⇒ $\Delta\Sigma$ ADCs:

- ×  $\Delta\Sigma$  ADCs requires high sampling rates ( oversampling  $\geq 16$ , typical)
- × A digital filter/decimator is needed (several Kgates).
- ×  $\Delta\Sigma$  ADCs consume more power than Nyquist-rate ADCs. (But the total power bill can be lower)



## ⇒ CT $\Delta\Sigma$ modulators:

- × Involves DT to CT transformations (NTF)  $\Rightarrow$  Tedious mathematics & controllability issues.
- × CT modulators are more sensitive to clock jitter.

## ⇒ Multibit $\Delta\Sigma$ modulators:

- × Sensitive to DAC nonlinearity. Dynamic element matching (scrambler) needed.


# IEEE 802.11a/g, low-IF, receiver with Nyquist-rate ADC



Complex BPF (1×):  
 $BW = 20 \text{ MHz}$ ,  $f_{IF} = 10 \text{ MHz}$

**7-pole Chebyshev filter**

(Vladimir)





Nyquist ADC (1×):  
 $BW = 20 \text{ MHz}$ ,  $SNDR = 55 \text{ dB}$

**10-bit pipelined ADC**

(Jesús)

# IEEE 802.11a/g, low-IF, receiver with $\Delta\Sigma$ ADC




Complex BPF:

$BW = 20$  MHz,  $f_{IF} = 10$  MHz

**3-pole Butterworth filter**

(Vladimir)



Complex CT  $\Delta\Sigma$  ADC:

$BW = 20$  MHz,  $SNDR = 55$  dB


**2nd-order 3-bit  $16\times$  oversampled**

(Peter/Vladimir/Jesús)

Proposed architecture



# Modulator architecture (Real DSM)

Starting modulator




- Second-order NTF
- Optimized zero: +3dB SNR
- 3-bit ADC and DAC
- RZ DAC: less sensitive to:
  - ADC metastability
  - Clock jitter


After amplitude equalization



# Gm-C Implementation (Real DSM, Single-ended)




# Multibit DACs: Overcoming nonlinearity using dynamic element matching






# DWA logic (scrambler)



## Thermal noise



Noise simulation parameters:

GM1:  $1000 \mu\text{A/V}$     C1:  $5.165 \text{ pF}$

GM2:  $200 \mu\text{A/V}$     C2:  $0.376 \text{ pF}$


GM3:  $15 \mu\text{A/V}$

Ib1:  $714 \mu\text{A}$     Idac1:  $95.4 \mu\text{A}$


Ib2:  $147 \mu\text{A}$     Idac2:  $20.1 \mu\text{A}$

Performance loss: **2 dB SNR**

# Real DSM. Detailed schematic




# Circuit Elements: Transconductors



- Large dynamic range
- Unipolar output
- External tuning
- Vladimir's patent (2001)



# Circuit Elements: Transconductor's nonlinear $G_m$



$$G_m(x) = G_m(0) \frac{\partial}{\partial x} \left\{ \tanh \left( x + \frac{0.82}{3}x^3 + \frac{2.14}{5}x^5 - \frac{0.60}{7}x^7 \right) \right\}$$




# Circuit Elements: Capacitors: Inversion MOSFETs






Channel resistance is not simulated unless  
"nqsmode=1" is specified on every capacitor

Big capacitors must be split into parallel,  
small, capacitors to improve their Q




# Circuit Elements: ADC






# Circuit Elements: ADC biasing




# Circuit Elements: ADC's comparators

## Comparator & Latch




## Signal Timing






# Circuit Elements: CMFB




# Real DSM results (spectre simulation with extracted blocks)



(2048 samples)




# Complex DSM schematic




## Two real modulators




# Complex DSM schematic




## Two real modulators



## Complex modulator




# Cross-coupled transconductor switching







# Clock distribution



# Pin drivers




# Circuit Layout (2.5-V, 0.25- $\mu\text{m}$ CMOS, $1480 \times 880 \mu\text{m}^2$ )



## Simulated results (extracted circuit)

(2048 samples)



- Full extracted circuit with parasitic capacitances
- Two-tone test show no intermodulation products
- SNR: 55 dB (+3dB dual tone)
- Total power ~25 mW

## Before chip submission

⇒ Chip completion.

✓ Antenna check

- Is it removed from Cadence?

✓ Fill patterns

- What are they for?

- Are they really needed?

⇒ Other issues....

# Setup for measurement

