# Microprocessor architecture

- Instruction set architecture
- CISC architecture
- RISC architecture

**Pipelining** 

- Superscalar and superpipelined architectures
- **Post-RISC architecture**
- Out-of-order execution
- **U** VLIW architecture

# Instruction set architecture

- $\blacksquare$  The part of the processor that is visible to the (assembly language) programmer or compiler writer
	- defines the instructions, registers and mechanisms to access memory that the processor can use to operate on data

### ■ Specifies the

- $\bullet$  registers
- machine instructions
- memory addresses
- addressing modes
- Example: Intel IA-32
	- defines a family of microprocessors, starting from 8086 (1978) to the Pentium 4 (2000)
	- all binary compatible (within certain limits)

# **Registers**

3

4

- $\blacksquare$  Registers are memory locations in which the processor stores data that it operates on
	- implemented by very fast memory technology
- **Most modern microprocessors use a number of general** purpose registers
- *Register-memory architecture*
	- operations can access both registers and memory
- *Load-store architecture*
	- operations can only be performed on registers
	- memory can only be accessed with load or store operations
- $\blacksquare$  Number of registers vary
	- ◆ from about 10 to over 200



machine instructions can be of different lengths



# Memory addressing

### Contigous, byte-addressable memory

■ Can address

- $\bullet$  byte (8 bits) ◆ halfword (16 bits)
- ◆ word (32 bits)
- ◆ double word (64 bits)



### ■ Little endian

- bytes of a word are numbered starting from the least significant byte
- IA-32 architecture is little endian
- **Big endian** 
	- bytes of a word are numbered starting from the most significant byte



- degradation
- most compilers can automatically align data



5



# Addressing modes



7

# Addressing modes (cont.)



# Instruction encoding

- **Assembly language instructios are encoded into numerical** machine instructions by the assembler
- $\blacksquare$  Instruction formats can be of three different types
	- variable, fixed or hybrid
- Variable length



- supports any number of operands
- Fixed format
- Operation Address field 1 Address field 2 Address field 3
- always the same number of operands
- addressing mode specified as part of opcode
- **Hybrid format** 
	- multiple formats, depending on the operation



# CISC architecture

- Complex Instruction Set Computer
	- large instruction set
	- $\bullet$  instructions can perform very complex operations
	- variable instruction formats: 16, 32 or 64 bits
	- large number of addressing modes
	- $\bullet$  few registers
- **Powerful assembly language** 
	- designed so that high-level language constructs could be compiled into as few assembly instructions as possible
- **Implemented using microcode**
- Example: Motorola MC68000 family
	- 18 different address modes in a MOVE-instruction

# RISC architecture

### Reduced Instruction Set Computer

■ Characteristic for a RISC processor is

- no microcode
- relatively few instructions
- simple addressing modes
- only load/store instructions access memory
- uniform instruction length
- more registers than CISC processors
- pipelined instruction execution
- ◆ delayed branching
- Examples: SPARC, MIPS, HP-PA, Alpha, PowerPC



# Instruction pipelining



 $\bullet$  instruction fetch



◆ writeback



- can complete one instruction everey cycle
- $\bullet$  without pipelining we could complete one instruction every 5 cycles
- CPI Clock cycles Per Instruction
	- $\bullet$  the number of cycles needed to execute an instruction
	- different for different instructions





- Situations that prevent the next instruction in the stream from executing during its clock cycle
- Structural hazards
	- arise from resource conflicts
	- two instructions need the same functional unit in the same pipeline stage
- **Data hazards** 
	- arise when an instruction depends on the result of a previous instruction, which has not completed yet
- Control hazards
	- arise from branches in the instruction stream
- Hazards force the pipeline to stall
	- stop the instruction fetch for a number of cycles until we have all resources needed to continue

# Structural hazards

 $\blacksquare$  Each stage of the pipeline is handled by a separate functional unit

- $\bullet$  instruction fetch uses the instruction memory
- $\bullet$  instruction decode uses the program counter register
- operand fetch uses the data memory
- execute uses the ALU
- writeback uses the registers

**Example:** two instructions need access to the registers in the same clock cycle

 $\bullet$  the last instruction will stall for one cycle









Stalling the pipeline

 $\blacksquare$  One way of executing branch instructions is to stall the pipeline for 2 cycles when a branch instruction is decoded

- wait until we know the outcome of the branch
- $\blacksquare$  The instruction executed after the branch is either the  $\verb|add|$ or the mov instruction
	- we don't know which before the branch instruction has reached execution stage in the pipeline







# Branch prediction

### ■ Guess the outcome of the branch

- $\blacksquare$  Predict as not taken
	- we assume the branch will not be taken
	- continue the execution with the instruction following the branch
	- if the branch turns out not to be taken, then we guessed right and continue
	- $\bullet$  the branch instruction behaves like a nop
- $\blacksquare$  If the prediction was wrong, we have to undo the effects of the falsely executed instructions
	- not allowed to change the state of the processor until the branch outcome is known (no writeback)
	- flush out the mispredicted instructions from the pipeline
	- $\bullet$  restart the instruction fetch from the branch target

21

jnz R3,L1

add R1,R2

T.1 ...

# Scheduling branch delay slots

 add R1,R2 jnz R3,L1

delay slot

L1:

- $\blacksquare$  Three ways of scheduling instructions into branch delay slot
- $\blacksquare$  From code before the branch
	- $\bullet$  the branch may not depend on the rescheduled instruction
	- always improves performance



- must be correct to execute the instruction also if the branch is not taken
- may need to duplicate instructions
- improves performance when the branch is taken



# Scheduling branch delay slots (cont.)

### **From the fall through code**

- $\bullet$  must be correct to execute the instruction also if the branch is taken
- improves performance when the branch is not taken





### Cancelling branch  $\blacksquare$  Many architectures with branch delay slots have a cancelling (or nullifying) branch instruction  $\blacksquare$  The encoding of the branch instruction includes the direction the branch was predicted

- ◆ taken or not taken
- $\blacksquare$  When the branch behaves as predicted, the instruction in the branch delay slot is executed as a normal delayed branch
- When the branch is incorrectly predicted, the instruction in the branch delay slot is modified into a nop instruction
- Can use all three methods of scheduling instructions into the branch delay slot



- parallelism
- **Multiple instructions are issued every cycle** 
	- multiple pipelines operating in parallel
- **Example:** 
	- 3 parallel pipelines each with 5 stages





- $\blacksquare$  The instruction execution pipeline is divided into a large number of simple stages
	- ◆ deep pipeline
	- higher clock frequency
- $\blacksquare$  Pipeline clock cycle can be a multiple of the processor clock cycle
- Often combined with a superscalar design



# Post-RISC architecture

 $\blacksquare$  Modern processors have developed further from the basic ideas behind RISC architecture

- exploit more instruction level parallelism
- Characteristics:
	- parallel instruction execution (superscalar)
	- deep pipeline (superpipelined)
	- extended instruction set
	- out-of-order execution
	- branch prediction
	- register renaming



# In-order execution

- $\blacksquare$  Instructions are executed in program order
	- **limits the opportunities for instruction level parallelism**
- **Dependecies between instructions force them to be executed** in program order
	- $\bullet$  the add instruction uses the value loaded into R1
	- $\bullet$  the store instruction uses the value produced by the add
	- $\bullet$  the sub instruction modifies the value in R0
	- $\bullet$  the branch condition depends on R0
- $\blacksquare$  The chain of dependencies can be as long as the entire program





29

# Data dependence

- An instruction *j* depends on data from a previous instruction *i* 
	- can not execute *j* before the earlier instruction *i*
	- can not execute *i* and *j* simultaneously
- $\blacksquare$  Data dependences are properties of the program
	- wether this leads to a data hazard and a pipeline stall depends on the pipeline organization
- We can overcome problems of data dependences by
	- sceduling instructions so that dependences do not cause hazards
	- transforming the code to eliminate the dependance
- **Loop unrolling can eliminate dependences** 
	- also removes branches and gives mor opportunities for instruction scheduling

# Name dependence

- $\blacksquare$  Two (or more) instructions use the same register, but there is no data transfer between the instructions
- $\blacksquare$  Two types of name dependences
	- assume we have two instructions *i* and *j*, in this order
- Output dependence
	- instructions *i* and *j* write to the same register or memory location
- **Antidependence** 
	- ◆ instruction *j* writes a register or memory location that instruction *i* reads
- load R0,c add R0,#1 sto c,R0 load R0,d add R0,#1 sto d,R0



 $\blacksquare$  The instructions can be executed in parallel if we choose other registers for the operations

31

## Control dependence

- Control dependences determine the ordering of an instruction with respect to a branch instruction
	- $\bullet$  if the branch is taken, the instruction is executed
	- $\bullet$  if the branch is not taken, the instruction is not executed
- An instruction that is control dependent on a branch can not be moved before the branch
	- instructions from the *then*-part of an *if*-statement can not be executed before the branch
- $\blacksquare$  An instruction that is not control dependant on a branch can not be moved after the branch
	- other instructions can not be moved into the *then*-part of an *if*statement
- Can lift these restrictions by using branch prediction and speculative execution

# Register renaming

- $\blacksquare$  The instruction set architecture defines a set of logical registers visible to the (assembly language) programmer
	- general-purpose registers
	- $\bullet$  special registers (IP, SP, ...)

 $\blacksquare$  The pipeline execution uses a much larger set of internal physical registers for use in program execution

- register renaming dynamically associates physical registers to logical registers
- removes name dependencies
- $\blacksquare$  Register renaming can be done already in the instruction decode phase



Rotating registers

- $\blacksquare$  Rotating registers help to avoid dependencies in loops
- **Example: copying elements between two arrays** 
	- ◆ counter i in R0
	- length of arrays N in R1
	- $\bullet$  address of X in R2
	- ◆ address of Y i R3
- **Dependencies may introduce stalls** • store can not start before the load is ready
- $\blacksquare$  But the assignments could all be done in parallel
	- no dependencies between the iterations





# Dynamic branch prediction

- $\blacksquare$  So far we have only presented methods for static branch prediction
	- the prediction does not depend on the dynamic behaviour of the program
	- predict as taken
	- predict backwards branches as taken and forward brances as not taken
- $\blacksquare$  In dynamic branch prediction we base the prediction on the outcome of the branch earlier in the execution
	- collect branch history information, on which we base the prediction
- $\blacksquare$  In practice it is not possible to store information about all branches in a program
	- no upper limit on the number of branches

# Branch history

- $\blacksquare$  Branch history information is collected in a small cache memory called the *branch history table*
	- memory address of the branch instruction
	- branch history information (taken/not taken)
- $\blacksquare$  In its most simple implementation, entries in the branch history table are indexed by the lower (least significant) part of the branch instruction address
	- two branches may use the same table entry
- $\blacksquare$  Stores the outcome of the most recent branch executions
	- need at least one bit in each table entry to store the outcome of the branch (taken / not taken)
	- $\bullet$  if no branch history exists, use static prediction

37

### One bit branch history

- $\blacksquare$  Predict that the branch goes the same way as the last time it was executed
	- $\bullet$  if the prediction turns out to be wrong, invert the prediction bit
- $\blacksquare$  Mispredicts both the first and the last iteration of a loop
	- misprediction of the last iteration is inevitable, since the branch has been taken *N-1* times (in a loop of length *N*)
	- after executing the last, mispredicted, iteration of the loop the prediction bit is set to false
	- causes a misprediction in the first iteration when we execute the loop the next time

# *N*-bit branch history

not taken taken

not t taken Predict taken

Predict not taken

not taken

not taken

Predict taken

**Predict** not taken

taken

taken

### $\blacksquare$  Use two bits to store branch history

- a prediction must miss twice before it is changed
- gives four different states
- In general, we can use *N* bits for the branch history
	- ◆ the counter takes values between 0 and  $2<sup>N</sup>$ -1
	- incremented if branch is taken, decremented if branch is not taken
	- $\bullet$  if the counter is greater or equal than half of the maximum value, we predict the branch as taken, otherwise not taken



• used with one-bit branch history

# Predicting call/returns

- **Procedure calls are unconditional branches** 
	- always taken
- **Procedure calls and returns are paired** 
	- one return for each procedure call
	- can have nested procedure calls
- Can use a return address stack (RAS) as a branch target buffer to predict the return address
	- push the return address when the call instruction is executed
	- pop it when the return instruction is executed



# Dynamic scheduling

- $\blacksquare$  In dynamic scheduling instructions are rearranged so that the pipelines are kept busy
- $\blacksquare$  The pipeline is allowed to rearrange the instructions to avoid hazards
	- makes it easier for the compiler to produce well optimized code
	- allows code optimized for one processor to execute efficiently on another processor

#### Example:

- $\bullet$  the add depends on the result of the division
- $\bullet$  the load-instruction stalls until the div and add are ready
- No dependencies between div/add and load/sub
	- can execute the load/sub befor the div/add



# Out-of-order execution

- $\blacksquare$  The instruction fetch, execution and retirement is separated from each other
	- instructions are fetched and decoded in order
	- instructions are executed out of order
	- results of the execution are retired in order
- $\blacksquare$  Instructions can be executed when all operands are available and a functional unit for the operation is available
	- result of execution is stored in internal registers
	- retired in program order, written back to registers or memory



43

# Tomasulo's algorithm

- $\blacksquare$  Method for dynamic instruction scheduling
	- out-of-order instruction execution
	- R.M. Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units, *IBM J. of Res.&Dev. 11:1* (Jan 1967)
	- developed for IBM 360/91
- Similar out-of-order execution used in Alpha 21264, HP 8000, MIPS R10000, Pentium II and PowerPC 604
- Aviods pipeline stalls due to dependencies
	- instructions whose operands are available can execute out of order
- Combines
	- register renaming
	- out-of-order instruction execution
	- data forwarding (short circuiting)

# Reservation stations

### Buffer area for each functional unit

- holds instructions to be executed
- each functional unit has its own set of reservation stations

#### **■ Contains**

- instructions that have been issued and which are waiting to be executed by the functional unit
- operands of the instruction, if these are available
- $\bullet$  the source of the operands if they are not yet available tags (pointers to the reservation stations that will produce the operands)
- $\blacksquare$  Eliminates the need to fetch/write operands from/to registers
	- don't have to write results back to registers, which are immediately read by another instruction
	- implements register renaming
	- performs the same function as forwarding (short-circuiting)

45



# Organization of Tomasulo's algorithm



### 48 Data structures in Tomasulos algorithm  $\blacksquare$  Have to store data describing the state of instructions in reservation stations, registers and load/store buffers ■ Tags identify entries in reservation stations used as names for an extended set of registers points to the reservation station that will produce a result needed as an operand  $\blacksquare$  Issued instructions refer to the operands by tag values • not by the registers Registers need one additional field  $\bullet$  the tag of the reservation station that will produce the result to be stored in this register • if zero, no currently active instruction is computing a result destined for this register

# Data structures (cont.)

### ■ Reservation stations have 6 fields

- op the operation to perform on source operands  $S_1$  and  $S_2$
- $Q_p$ ,  $Q_k$  the tag of the reservation station that will produce the corresponding source operand. A value of zero indicates that the source operand is already available in  $\mathsf{V}_j$  or  $\mathsf{V}_k$ , or is not needed
- $V_j$ ,  $V_k$  the value of the source operands. Only one of the *V* and *Q* fields is valid for each operand.
- *busy* indicates that the reservation station and its functional unit are occupied





# Stages in Tomasulo's algorithm

### **Issue**

- get instruction from instruction queue
- get a free reservation station
- assign instruction and fetch operands from register if they are available

### **Execution**

- if operands are ready, dispatch the instruction to the functional unit for execution
- $\bullet$  if operands are not ready, wait for operands on the CDB

### ■ Write result

- after an instruction is executed, broadcast the result on the CDB
- mark the reservation station holding this instruction as free