## Summary of Differences Between Engineering Sample and Production Release revisions of SX48/52

The following table will assist customers in understanding the differences between SX48/52 (engineering sample silicon revision) and the production release SX48/52. There are numerous additional internal differences, but these do not affect customer applications.

	SX48/52BD (Engineering Sample)	SX48/52BD (Production Release)
Compatibility	Following features can be enabled for	Compatibility features removed (fixed
Features	compatibility To PIC 16C5x:	1:1 instruction to clock ratio, 8 level
	-1:4 or 1:1 instruction to clock ratio	stack, and 8-bit OPTION register)
	-2 or 8 level stack	
	-6 or 8-bit OPTION register	
Interrupt	Single level stack, which buffers the	Same, but also buffers the contents of
Stack	contents of the PC, FSR, STATUS, and	the MODE register.
	W registers.	
Supply	4.5 – 5.5V (0 – 70C)	3.0 – 5.5V @ 50MHz (0 - 70C)
Voltage		4.75 – 5.25V @ 100MHz (0 – 70C)
Analog Blocks	IRC, WDT, POR, BOR, and RC	All blocks reviewed and modified as
0	circuits similar to previous designs.	required.
Comparator	On-board CMP features:	On-board CMP features:
-	-Common-mode voltage range from	-Common-mode voltage range from
	0.4 to Vdd-1.3V	0V to Vdd
	-typ +/-1V input offset (should be max	-typ +/-10mV input offset (max +/-
	+/-25mV)	25mV)
	-250nS response	-250nS response
	1	-Operation across 0 - 70 deg C
Oscillator	Similar OSC circuitry SX18/20/28AC	-OSC circuitry updated to new robust
Circuit	(old datecode)	OSC circuits based on SX18/20/28AC
		(new datecode)
		-ability to disable clock driver
FUSE Word	Same as SX18/20/28AC (old datecode)	Same as to SX18/20/28AC (new
		datecode), with the exception of:
		-bit 11 is unused
		-bit 7 enables IRC or enables XTL
		-bit 4 used for crystal buffer enable
		(XTLBUF_EN)
FUSEX Word	-bit 11 used for sleep clock disable	Same as to SX18/20/28AC (new
Register	(SLPCLK)	datecode), with the exception of:
	-bits 8,9,10 used for Delay Reset Timer	-bit 10 is used for sleep clock disable
	(DRT) timeout period	(SLPCLK)
	-bit 7 used for Carry Flag enable (CF)	-bit 7 is unused
	-bits 4, 5, 6 are used for IRC trimming	-bits 0,1 used for Delay Reset Timer
	-bits 2,3 unused	(DRT) timeout period
	-bits 0 and 1 are used for Brown Out	
	Reset level select	

Rev 1.3

Delay Reset	A 3-bit field (WDRT2: WDRT0, bits	A 2-bit field (WDRT1: WDRT0, bits 0,
Timer (DRT)	10, 9, 8) in the FUSEX Word register	1) in the FUSEX Word register to be
Timeout	can be used to specify the DRT timeout	used to specify the DRT timeout
Period	period that results in an automatic	period.
	wake-up from the power down mode.	
Bank	Modifies bits 5, 6, and 7 of the FSR.	Modifies bits 4, 5, and 6 of the FSR.
Instruction	Bit 4 is cleared by default.	Bit 7 is left to the user to modify.
	After every BANK instruction, FSR bit 4 must be set if an odd bank (\$10, \$30, \$50, \$70, \$90, \$B0, \$D0 and \$F0) is to be accessed. A single BANK instruction can only be used to switch between even banks.	After use of the BANK instruction, FSR bit 7 must be set (or cleared) only if moving between upper (\$80, \$90, \$A0, \$B0, \$C0, \$D0, \$E0 and \$F0) or lower (\$00, \$10, \$20, \$30, \$40, \$50, \$60 and \$70) banks of data memory. A single BANK instruction can only be used to switch between upper banks (if FSR.7 is set) or between lower banks (if FSR.7 is clear).
Device ID	\$001	\$002
MODE	No MODE register shadow on	MODE register shadowed on interrupt.
register	interrupts.	
shadow		