PSoC[™] Designer: Assembly Language

User Guide Revision 1.07

CMS10003A Last Revised: May 30, 2001 Cypress MicroSystems, Inc. **Copyright Information**

Copyright © 2000-2001 Cypress MicroSystems, Inc. All rights reserved.

1

Programmable System on Chip: PSoC[™] is a trademark of Cypress MicroSystems.

Copyright © 1999-2000 ImageCraft Creations Inc. All rights reserved.

The information contained herein is subject to change without notice.

Two-Minute Overview

This two-minute overview of *PSoC Designer: Assembly Language User Guide* was purposefully placed up front for you advanced engineers who are ready to program the chip but need a *quick* point in the right direction. (Now we only have a minute and-a-half left.)

Overview 35 seconds You have the chip, configured the device, and placed the User Modules in the PSoC blocks, now you are ready to program the chip using assembly language code.

This guide provides:

- instructions related to address spaces, modes, and destination of results
- explanation of assembly-file syntax, input and output
- assembler directives
- the complete instruction set.
- **Basics** 15 seconds Upon opening PSoC Designer, click the Application Editor icon in the toolbar to access the Assembler and pre-configured source files.

The source files appear in the left frame. Doubleclick individual files to appear in the main frame where you can add and modify code using the enabled edit icons.

Quick 30 seconds Click a hyperlink to reference key material:

Reference

Notation Standards <u>Microprocessor</u> and related address information <u>Assembly File Syntax</u> <u>List File Format</u> <u>Assembler Directives</u> Instruction Set or Instruction Set Reference Table

Bottom Line 10 seconds Programmable System on Chip PSoC[™] Designer empowers you to customize the functionality you desire into the M8C microprocessor.

Time's up… Now get to work.

Documentation Conventions

Following, are easily identifiable conventions used throughout the PSoC Designer suite of product documentation.

Convention	Usage							
Times New Roman Size 10-12	Displays an input command:							
	iasm8c -g							
Courier New Size 10	Displays output:							
	// Created by PSoC Designer							
	// from template BOOT.ASM							
	// Boot Code, from Reset							
	//							
	<pre>// Change this file at your own risk!</pre>							
	ora 0							
	0000 8033 imp start							
	0002 8031 imp start							
	0004 801F jmp Interrupt0							
	0006 801E jmp Interrupt1							
Courier Size 12	Displays file locations:							
	\\Project Name\output							
Arial Size 8	Displays Instruction Set Reference Table data:							
	01h ADD A k							
Italics	Displays file names:							
	projectname.rom							
[Ctrl] [C]	Displays keyboard commands:							
	[Enter]							
File >> Open	Displays menu paths:							
•	Edit >> Cut							

Notation Standards

Following, is input notation referenced throughout this guide and wherever applicable in the PSoC Designer suite of product documentation.

Internal Registers:

Notation	Description
А	Primary Accumulator
CF	Carry Flag
expr	Expression
F	Flags (ZF, CF, and Others)
	Operand 1 Value
К	Operand 2 Value
PC	(PCH,PCL)
SP	Stack Pointer
Х	X Register
ZF	Zero Flag

Assembler Directives:

Symbol	Assembler Directive			
AREA	Area			
BLK	RAM Block (in Bytes)			
BLKW	RAM Block in Words (16 Bits)			
DB	Define Byte			
DS	Define ASCII String			
DSU	Define UNICODE String			
DW	Define Word (2 Bytes)			
DWL	Define Word with Little Endian Ordering			
ELSE	Alternative Result of IFELSEENDIF			
ENDIF	End of IFELSEENDIF			
EQU	Equate Label to Variable Value			
EXPORT	Export			
IF	Conditional Assembly			
INCLUDE	Include Source File			
MACRO/ENDM	Macro Definition Start/End			
ORG	Area Origin			

Precedence	Expression	Symbol	Form
1	Bitwise Complement	~	(~ a)
2	Multiplication	*	(a * b)
	Division	/	(a / b)
3	Addition	+	(a + b)
	Subtraction	-	(a – b)
4	Bitwise AND	&	(a & b)
5	Bitwise XOR	^	(a ^ b)
6	Bitwise OR		(a b)
7	High Byte of an Address	>	(>a)
8	Low Byte of an Address	<	(< a)

Assembly Syntax Expressions:

Only the Addition expression (+) may apply to a relocatable symbol (i.e., an external symbol). All other expressions must be applied to constants or symbols resolvable by the assembler (i.e., a symbol defined in the file).

If a dot (.) appears in an expression, then the current value of the Program Counter (PC) is used in place of the dot.

5

Table of Contents

Two-Minute Overview	2
Quick-start summary for advanced users who are ready to dive	ə in.
Documentation Conventions	3
Lists conventions used in this guide and throughout the PSoC Designer su	uite.
Notation Standards	4
Lists notation referenced in this guide and throughout the PSoC Designer su	uite.
Section 1. Introduction	9
Describes purpose of user guide, overviews sections, and summarizes product informat	tion.
1.1. <u>Purpose</u>	9
1.2. Section Overview	9
1.3. Product Updates	. 10
1.4. <u>Support</u>	. 10
Section 2. Accessing the Assembler	11
Describes how to access the Assembler and use its featu	res.
2.1. Opening PSoC Designer	. 11
2.2. Accessing the Assembler	. 11
2.3. Menu Options	. 12
Section 3. The Microprocessor	13
Discusses the microprocessor and setting instruction	ons.
3.1. Address Spaces	. 14
3.2. Instruction Format	. 15
3.3. Addressing Modes	. 16
3.4. Destination of Instruction Results	. 22
Section 4. Assembly File Syntax	23
Discusses assembly source-file syn	ntax.
4.1. Svntax Details	.23
4.2. <u>Syntax</u>	. 23
Section 5. List File Format	27
Displays and explains assembly-file form	ats.

Section 6.	Assembler Directives	29
	Lists and defines all assembler directi	ves.
6.1.	<u>Area</u>	29
6.2.	RAM Block	31
6.3.	RAM Block in Words	31
6.4.	Define Byte	32
6.5.	Define ASCII String	.32
6.6.	Define UNICODE String	33
6.7.	Define Word	33
6.8.	Define Word, Little Endian Ordering	34
6.9.	Alternative Result of IFELSEENDIF	34
6.10.	IFELSEENDIF - ENDIF	34
6.11.		35
6.12.		35
6.13.	IFELSEENDIF - IF	35
6.14.	Include Source File.	30
6.15.	Macro Definition Start/Macro Definition End	30
6.16.	Area Origin	31
Section 7.	Instruction Set	39
	Describes notation for the instruction	set.
7.1.	Add with Carry	40
7.2.	Add without Carry	41
7.3.	Bitwise AND	42
7.4.	Arithmetic Shift Left	43
7.5.	Arithmetic Shift Right	43
7.6.	Call Function	44
7.7.	Non-destructive Compare	45
7.8.	Complement Accumulator	45
7.9.	Decrement	46
7.10.	Halt	47
7.11.	Increment	48
7.12.	Table Read INDEX	49
7.13.	Jump Accumulator	50
7.14.	Jump if Carry	51
7.15.	Jump	52
7.16.	Jump if No Carry	53
7.17.	Jump if Not Zero	54
7.18.	Jump if Zero	55
7.19.	Long Call	56
7.20.	Long Jump	56
7.21.	Move	57
7.22.	Move Indirect, Post-Increment to Memory	58
7.23.	No Operation	59
7.24.	Bitwise OR	60
7.25.	Pop Stack into Register	61
7.26.	Push Register onto Stack	61
7.27.	Keturn	62

7.28.	Return from Interrupt	62
7.29.	Rotate Left through Carry	63
7.30.	Table Read ROMX	63
7.31.	Rotate Right through Carry	64
7.32.	Subtract with Borrow	65
7.33.	Subtract without Borrow	66
7.34.	Swap	67
7.35.	System Supervisory Call	68
7.36.	Test with Mask	69
7.37.	Bitwise XOR	70
Section 8.	Compile/Assemble Error Messages	71
	Lists all PSoC Designer compile/assemble errors and wa	arnings.
8.1.	Preprocessor	71
8.2.	<u>C Compiler</u>	72
8.3.	Assembler	75
8.4.	Linker	76
Instruction	n Set Reference Table	77
	Supplies instruction set in a quick-reference	e table.
Appendix	A: Application Interface Notes	78
	Discusses interfacing between assembly language and 'C' in PSoC De	esianer.
Indox		70
<u></u>		19

8

Section 1. Introduction

1.1. Purpose

The *PSoC Designer: Assembly Language User Guide* will guide you through the process of programming the M8C microprocessor in the assembly language.

1.2. Section Overview

Following, is a brief description of each section in this user guide:

Section 1. Introduction	This section describes the purpose of this guide, overviews each section, and gives product upgrade and support information.
Section 2. Accessing the Assembler	This section describes how to open PSoC Designer and access the Assembler. It also defines applicable menu options.
Section 3. The Microprocessor	This section discusses the M8C and explains address spaces, instruction format, and destination of instruction results. It also lists all the addressing modes with examples.
Section 4. Assembly File Syntax	This section provides assembly- language-source syntax including labels, mnemonics, operands, expressions, and comments.
Section 5. List File Format	This section displays a small assembly program with its listing file generated from the assembly-source input. An explanation for the file contents is also provided.
Section 6. Assembler Directives	This section lists and describes, with examples, all active assembler directives. These directives communicate commands to the assembler program.

Section 7. Instruction Set	This section provides a detailed list of all M8C instructions.					
Section 8. Compile/Assemble Error Messages	This section provides several lists of compile/assemble and related errors and warnings.					

1.3. Product Upgrades

Cypress MicroSystems provides scheduled upgrades and version enhancements for PSoC Designer *free of charge*. You can order the upgrades from your distributor on CD-ROM or, better yet, download them directly from the Cypress MicroSystems web site at <u>http://www.cypressmicro.com/</u>.

Also provided at the web site are critical updates to system documentation. To stay current with system functionality you can find documentation updates under the Documentation hyperlink, again, at <u>http://www.cypressmicro.com/</u>.

Check the <u>Cypress MicroSystems</u> web site frequently for both product and documentation updates. As the M8C and PSoC Designer evolve, you can be sure that new features and enhancements will be added. To register and receive product update notification go to <u>http://www.cypressmicro.com/registerme/</u>.

1.4. Support

Support for the Assembler is free. For details, see the PSoC Designer: Integrated Development Environment User Guide.

Section 2. Accessing the Assembler

In this section you will learn to quickly access the Assembler and work its functionality from within PSoC Designer.

It is assumed that PSoC Designer is installed and up and running on your computer. It is also assumed that a project has been created and the device configured. If not, see the PSoC Designer: Integrated Development Environment User Guide.

2.1. **Opening PSoC Designer**

To open PSoC Designer go to:

Start >> Programs >> Cypress MicroSystems >> PSoC Designer.

Note that upon opening the system, that last project you were in will be loaded as the default.

2.2. Accessing the Assembler

The Assembler is an application accessed and run as a batch process from within PSoC Designer, much like the C Compiler. It operates on assemblylanguage source, constructed by you, to produce executable code. This code is then built into a single executable file that can be downloaded into the In-Circuit Emulator (ICE), where the functionality of the microprocessor can be emulated and debugged.



To access assembly-language source, click the **Application Editor** icon in the toolbar.

The project source files appear in the left frame (source tree). Double-click individual files to appear in the main active window where you can add and modify code using the enabled edit icons.



To compile the source files for the current project, click the Compile/Assemble icon in the toolbar.

-

To build the current project, click the **Build** icon in the toolbar.

These combined actions construct the entire project by assembling.asm files and compiling.c files from the c:\project name\directory. The intermediate files generated are then placed in the c:\project name\obj directory as .o and .lis files. Building (linking) the intermediate files generates the program files and places them in c:\project name\output directory as projectname.dbg, projectname.hex, projectname.mp, projectname.rom, and projectname.lst.

2.3. Menu Options

Following, is a description of the menu options available for use with the Assembler:

lcon	Menu	Shortcut	Feature
4	Compile/Assemble	[Ctrl] [F7]	Compiles/assembles the most prominent open, active
			file (.c or .asm)
	Build	[F7]	Builds entire project and links applicable files

Section 3. The Microprocessor

In this section you will learn about the M8C, address spaces, instruction format, and destination of instruction results. You can also view and reference all the addressing modes with examples.

The M8C is an enhanced 8-bit microprocessor core. It supports 8-bit operations and has been optimized to be small and fast.

The Internal registers are: the accumulator 'A'; the 'F' flag register; the index register 'X'; the stack pointer 'SP'; and the program counter 'PC'. All registers are 8 bits wide except 'PC' which is composed of two 8-bit registers (PCH and PCL) which together form a 16-bit register. The M8C supports a full 16-bit address to program memory. Following is a look at PCH and PCL:

PCH									P	CL					
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
а	а	а	а	а	а	а	а	а	а	а	а	а	а	а	а

Upon reset, A, X, PC, and SP are reset to 0x00. The SP grows up, with a postincrement, and always points to the next free byte for pushing. The flag ('F') register is cleared except for the Z status bit.

			F				
7	6	5	4	3	2	1	0
XA[2]	XA[1]	XA[0]	XIO		С	Ζ	IE

The flag register has three status bits: Global Interrupt Enable bit 0; Zero flag bit 1; Carry Flag bit 2; and three extended RAM address bits XA[2:0] at 7:5, and the extended IO address at bit 4. Bit 3 is the supervisory state and will remain cleared. The flags are affected by arithmetic, logic, and shift operations. The manner in which each flag is changed is dependent upon the instruction being executed. Section 7. Instruction Set includes information about how each instruction affects the flags.

All instructions are 1, 2, or 3 bytes wide and fetched from program memory, in a separate address space from data memory. The first byte of an instruction is an 8-bit constant, referred to as the Opcode. Depending on the instruction, there can be one or two succeeding bytes that encode address or operand information.

3.1. Address Spaces

There are three separate address spaces implemented in the Assembler: Register space (REG), data RAM space, and program memory space.

The Register space is accessed through the MOV and LOGICAL instructions. There are 8 address bits available to access the Register space, plus an extended address bit via the flag register bit 4.

The data RAM space contains the data/program stack, and space for variable storage. All the read and write instructions, as well as instructions which operate on the stacks, use data RAM space. Data RAM addresses are 8 bits wide, although for RAM sizes 128 bytes or smaller, not all bits are used. The Extended Address flag bits (XA[2:0]) are used to address beyond the first 256 bytes of RAM. Depending on the memory size implemented on a particular device, any or all of the Extended Address bits may not be implemented. These 3 bits provide an 11-bit RAM address for addressing up to 2 kilobytes as 8 pages of 256 bytes each. The flag register must be manipulated to change RAM page addresses.

All stack operations force XA[2:0] on the bus to be zero (leaving flag values intact) so that the stack is constrained to the first 256 bytes page.

The program memory space is organized into 256 byte pages, such that the PCH register contains the memory page number and the PCL register contains the offset into that memory page. The M8C automatically advances PCH when a page boundary needs to be crossed. The user need not be concerned with program memory page boundaries, as they are invisible within the programming module. The one exception to this is that non-jump instructions ending on a page boundary will take an extra cycle to complete. Jump instructions are not affected in this manner.

The INDEX instruction is used to move information in table form from the program memory space into the accumulator. It has one operand, which is the lower part of the base address of a program memory table. The lower nibble of the INDEX opcode forms the upper part of the base address. This yields a 12-bit-twos-complement-relative-address that when added to the PC, yields the base address of the table. The offset into the table is taken as the value of the accumulator when the INDEX instruction is executed. The maximum readable table size, when using a single INDEX instruction, is limited by the range of the accumulator to 256 bytes. An example of using an INDEX instruction is shown below:

tab1: DS "hello" ;define a table called tab1 MOV A, 04 INDEX tab1 ;fetch the 5th byte ("o") from table tab1. The ROMX instruction will also move information from the program memory space into the accumulator.

There are several types of jump instructions to control program flow. The Long Jump (LJMP) instruction has two operands that together form a 16-bit absolute address. All other jump instructions have 12-bit-twos-complement-relative-addresses that are added to the PC to form the jump target. The lower 8 bits of the relative address are contained in the operand, and the upper 4 bits are the lower nibble of the opcode.

As you will see, the Long Call (LCALL) instruction is the same as the LJMP instruction in that it too has two operands that together form a 16-bit absolute address. The other call instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. The lower 8 bits of the relative address are contained in the operand, and the upper 4 bits are the lower nibble of the opcode. For further reference, see <u>Section 7. Instruction Set</u>.

3.2. Instruction Format

Instruction addressing is divided into two groups: (1) Logic, arithmetic, and data movement functions (unconditional); (2) jump and call instructions, including INDEX (conditional).

In the following descriptions "0" indicates unconditional instruction bit, "1" indicates conditional instruction bit, "a" indicates bits used to store an address, "d" indicates bits used to store a data value, and "i" indicates indeterminate data (as related to instruction format).

Logic, arithmetic, and data movement functions are one-, two-, or three-byte instructions. The first byte of the instruction contains the opcode for that instruction. In two-byte instructions, the second byte contains either an address data value. Following, is the format for logic, arithmetic, and data movement instructions:

Single-Byte Instruction:

		I	nstru	ictio	n		
7	6	5	4	3	2	1	0
0	i	i	i	i	i	i	i

Double-Byte Instruction:

	Instruction Byte									Instru	uctior	Data	I Byte		
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	i	i	i	i	i	i	i	a/d	a/d	a/d	a/d	a/d	a/d	a/d	a/d

Triple-Byte Instruction:

	lı	nstr	uct	ion	Byt	е			Address Byte					Address or Data Byte									
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	i	i	i	i	i	i	i	а	а	а	а	а	а	а	а	a/d							

Most jumps, plus CALL and INDEX, are 2-byte instructions. The opcode is contained in the upper 4 bits of the first instruction byte, and the destination address is stored in the remaining 12 bits. For memory sizes larger than 4 kilobytes, a three-byte format is used in Big Endian format. Following, is the format for these short instructions:

Instruction Byte										A	ddres	ss By	vte		
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	i	i	i	а	а	а	а	а	а	а	а	а	а	а	а

The long CALL and JUMP have the following format:

	Instruction Byte					MS Address Byte				LS Address Byte													
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
1	i	i	i	i	i	i	i	а	а	а	а	а	а	а	а	а	а	а	а	а	а	а	а

3.3. Addressing Modes

Ten addressing modes are supported; Source Immediate, Source Direct, Source Indexed, Destination Direct, Destination Indexed, Destination Direct Immediate, Destination Indexed Immediate, Destination Direct Direct, Source Indirect Post Increment, and Destination Indirect Post Increment.

The address mode is inferred from the syntax of the assembly code. The square brackets [] are used to denote one level of indirection. The active addressing modes are illustrated in the following examples:

3.3.1. Source Immediate

The result of an instruction using this addressing mode is placed in the A register, F register, or X register, which is specified as part of the instruction opcode. Operand 1 is an immediate value that serves as a source for the instruction. Arithmetic instructions require two sources, the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

			Opcode Instruction	Operand 1 Immediate Value
Example:				
	ADD	A,	7	; In this case, the immediate value of 7 is added with the Accumulator, and the result is placed in the Accumulator.
	MOV	Х,	8	; In this case, the immediate value of 8 is moved to the X register.
	AND	F,	9	; In this case, the immediate value of 8 is logically Anded with the F register and the result is placed in the F register.

3.3.2. Source Direct

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is specified as part of the instruction opcode. Operand 1 is an address that points to a location in either the RAM memory space or the Register space that is the source for the instruction. Arithmetic instructions require two sources, the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes in length.

Opcode	Operand 1
Instruction	Source Address

Example:

ADD	А,	[7]	; In this cas address 7 i
MOV	Х,	REG[8]	the result is ; In this cas

; In this case, the value in the memory location at address 7 is added with the Accumulator, and the result is placed in the Accumulator.
; In this case, the value in the Register space at address 8 is moved to the X register.

3.3.3. Source Indexed

The result of an instruction using this addressing mode is placed in either the A register or the X register, which is specified as part of the instruction opcode. Operand 1 is added to the X register forming an address that points to a location in either the RAM memory space or the Register space that is the source for the instruction. Arithmetic instructions require two sources, the second source is the A register or X register specified in the opcode. Instructions using this addressing mode are two bytes.

Opcode	Operand 1
Instruction	Source Index

Example:

Campio.			
-	ADD A,	[X+7]	; In this case, the value in the memory location a
			address X + 7 is added with the Accumulator, and the result is placed in the Accumulator.
	MOV X,	REG[X+8]	; In this case, the value in the Register space at
			address X + 8 is moved to the X register.
			address X + 8 is moved to the X register.

3.3.4. Destination Direct

The result of an instruction using this addressing mode is placed within either the RAM memory space or the Register space. Operand 1 is an address that points to the location of the result. The source for the instruction is either the A register or the X register, which is specified as part of the instruction opcode. Arithmetic instructions require two sources, the second source is the location specified by Operand 1. Instructions using this addressing mode are two bytes in length.

			Opcode	Operand 1
			Instruction	Destination Address
Example:	ADD MOV	[7] REG[8]	A	; In this case, the value i address 7 is added with result is placed in the me 7. The Accumulator is ur ; In this case, the Accum Register space location

3.3.5. Destination Indexed

The result of an instruction using this addressing mode is placed within the either the RAM memory space or the Register space. Operand 1 is added to the X register forming the address that points to the location of the result. The source for the instruction is either the A register or the X register, which is specified as part of the instruction opcode. Arithmetic instructions require two sources, the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are two bytes in length.

Opcode	Operand 1
Instruction	Destination Index

Example:

ADD [X+7]

А

; In this case, the value in the memory location at address X+7 is added with the Accumulator, and the result is placed in the memory location at address X+7. The Accumulator is unchanged.

3.3.6. Destination Direct Immediate

The result of an instruction using this addressing mode is placed within either the RAM memory space or the Register space. Operand 1 is the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources, the second source is the location specified by Operand 1. Instructions using this addressing mode are three bytes in length.

Opcode	Operand 1	Operand 2
Instruction	Destination Address	Immediate Value

Example:

DIE.				
	ADD	[7]	5	; In this case, value in the memory location at address 7 is added to the immediate value of 5, and the result is placed in the memory location at address 7.
	MOV	REG[8]	6	; In this case, the immediate value of 6 is moved into the Register space location at address 8.

3.3.7. Destination Indexed Immediate

The result of an instruction using this addressing mode is placed within either the RAM memory space or the Register space. Operand 1 is added to the X register to form the address of the result. The source for the instruction is Operand 2, which is an immediate value. Arithmetic instructions require two sources, the second source is the location specified by Operand 1 added with the X register. Instructions using this addressing mode are three bytes in length.

		Opcode	Opera	and 1	Operand 2		
		Instruction	Destinati	ion Index	Immediate Value		
Example:	ADD	[X+7]	5	; In this case, the value in the memory location at address X+7 is added with the immediate value			
	MOV	REG[X+8]	6	of 5, and location a ; In this c into the lo X+8.	the result is placed in at address X+7. ase, the immediate va ocation in the Register	the memory alue of 6 is moved r space at address	

3.3.8. Destination Direct Direct

The result of an instruction using this addressing mode is placed within the RAM memory. Operand 1 is the address of the result. Operand 2 is an address that points to a location in the RAM memory that is the source for the instruction. This addressing mode is only valid on the MOV instruction. The instruction using this addressing mode is three bytes in length.

		Opcode	C	Operand 1	Operand 2	
	=	Instruction	Desti	nation Address	Source Address	
Example:	MOV	7	8	; In this case address 7 is address 8.	e, the value in the m moved to the mem	iemory loca ory locatio

3.3.9. Source Indirect Post Increment

The result of an instruction using this addressing mode is placed in the Accumulator. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the source of the instruction. The indirect address is incremented as part of the instruction execution. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length. See <u>Section 7</u>. Instruction Set for further details on MVI instruction.

		Оро	ode	Operand 1	
		Instru	uction	Source Address Address	
Example:					
Example.	MVI	A	[8]	; In this case, the value in t address 8 points to a mem contains an indirect addres location pointed to by the i moved into the Accumulate address is then incremente	the memory location at lory location that ss. The memory ndirect address is or. The indirect ed.

3.3.10. Destination Indirect Post Increment

The result of an instruction using this addressing mode is placed within the memory space. Operand 1 is an address pointing to a location within the memory space, which contains an address (the indirect address) for the destination of the instruction. The indirect address is incremented as part of the instruction execution. The source for the instruction is the Accumulator. This addressing mode is only valid on the MVI instruction. The instruction using this addressing mode is two bytes in length.

		Орс	ode	Operand 1	
		Instru	ction	Destination Address Address	
Example:	MVI	[8]	A	; In this case, the value in t address 8 points to a mem	the memory location at lory location that
				moved into the memory loo indirect address. The indire incremented.	cation pointed to by the ect address in then

3.4. Destination of Instruction Results

The result of a given instruction is stored in the entity, which is placed next to the opcode in the assembly code. This allows for a given result to be stored in a location other than the accumulator. Direct and Indexed addressed Data RAM locations, as well as the X register, are additional destinations for some instructions. The AND instruction is a good illustration of this feature (i2 == second instruction byte, i3 == third instruction byte):

Syntax	Operation
AND A, expr	$acc \leftarrow acc \& i2$
AND A, [expr]	$acc \leftarrow acc \& [i2]$
AND A, [X+expr]	acc \leftarrow acc & [x + i2]
AND [expr], A	[i2] ← acc & [i2]
AND [X+expr], A	$[x + i2] \leftarrow acc \& [x + i2]$
AND [expr], expr	[i2] ← i3 & [i2]
AND [X+expr], expr	$[x + i2] \leftarrow i3 \& [x + i2]$

The ordering of the entities within the instruction determines where the result of the instruction is stored.

Section 4. Assembly File Syntax

In this section you will learn applicable assembly file syntax and placement. You can also view real-life assembly language input from PSoC Designer.

4.1. Syntax Details

Assembly language instructions reside in source files with .asm extensions in the left frame of Application Editor. (See <u>Section 7. Instruction Set</u> for the complete set.) Each line of the source file may contain up to five keyword-types of information.

The following table gives critical details about each keyword-type:

Keyword Type	Critical Details
Label	A symbolic name followed by a colon (:).
Mnemonic	An assembly language keyword.
Operands	Follows the Mnemonic.
Expression	Is usually addressing modes with labels and should be inside parenthesis.
Comment	Can follow Operands or Expressions and start in any column if the first non-
	space character is either a C++ style comment (//) or semi-colon (;).

4.2. Syntax

Instructions in an assembly file have one operation on a single line. For readability, separate each keyword-type by tabbing once or twice (approximately 5-10 white spaces).

Note that in all source files, including .asm, the maximum number of characters allowed per line is 2,048. The maximum number of characters allowed per word is 256. These limits are imposed by the PSoC Designer development software.

Following are type definitions and an example of assembly-file syntax:

4.2.1. Labels

A label is a case sensitive set of alphanumeric characters and underscores (_) followed by a colon. A label will be assigned a value, but may also be used as operands.

A label is assigned the value of the current Program Counter unless it is defined on a line with an EQU directive. (See <u>Section 6. Assembler Directives</u> for the entire list with sample directives.) Labels can be included on any line, including blank lines. A label may only be defined once in an assembly program, but may be used as an operand multiple times. If the label begins with the period (.) character then that label has only local scope and/or existence between two global labels, i.e. labels that do not begin with a period (.) character and are exported. These local labels can re-use the same names within differing global scopes.

Local labels are restricted to use between global labels, i.e. you cannot use one before a global label has been defined.

4.2.2. Mnemonics

A mnemonic is an assembly instruction, assembler directive, or a user-defined macro name. All are defined in more detail in sections <u>6</u>. Assembler Directives and <u>7</u>. Instruction Set. There can be 0 or 1 mnemonic on a line of assembly code. Mnemonics, with the exception of macro names, are case-sensitive.

4.2.3. Operands

Operands either specify the addressing mode for an instruction as described in **Addressing Modes** and **Destination of Instruction Results** of <u>Section 3. The Microprocessor</u>, or are an expression that specifies a value used by an instruction. The number and type of operands accepted on a line depends on the mnemonic on that line. See sections <u>6. Assembler Directives</u> and <u>7. Instruction Set</u> for information on operands accepted by specific mnemonics. A line with no mnemonic must have no operands.

There are two types of operands; labels and constants. Following, is a description of each:

 Labels: Labels used as operands are replaced with their defined value. Definitions may be made anywhere within the source file as described in the previous information on labels. A label is defined with a colon following the name, but the colon is not part of the name. That is, when used as an operand, do not include the colon as part of the label name. • **Constants**: Constants are specified as binary, decimal, hexadecimal, or character. The radix of a number prefixes the number. Standard radixes include 0b or % for binary, 0 for octal, and 0x or \$ for hexadecimal.

Note that the Assembler will not generate an error if values following a binary prefix contain non binary values (e.g., 2..Z).

A hexadecimal number can also be specified by a number followed by h or H. If no radix is specified, the number is assumed to be decimal. For example, 0b1010, 10, 0xA, and Ah are all equivalent.

Character constants are enclosed by single quotes and have the ASCII value of the character. For example, 'A' has the value of 41h. The backslash (\) is used as an escape character. To enter a single quote (') as a character, use '\". To enter a backslash (\), use '\\'.

A "." is shorthand for the current value of the Program Counter. Following are a few examples:

MOV A,.	;	Moves	to	low	byte	e of	the	Program	Counter	to	А
JMP.+2	;	Jumps	to	2 k	ytes	past	the	e current	: Program	n	
	;	Counte	er 1	loca	tion						

4.2.4. Expressions

Expressions may be constructed using a number of algebraic and logical operators with either labels or constants. See the order of precedence:

Precedence	Expression	Symbol	Form
1	Bitwise Complement	~	(~ a)
2	Multiplication	*	(a * b)
	Division	/	(a / b)
3	Addition	+	(a + b)
	Subtraction	-	(a – b)
4	Bitwise AND	&	(a & b)
5	Bitwise XOR	^	(a ^ b)
6	Bitwise OR		(a b)
7	High Byte of an Address	>	(>a)
8	Low Byte of an Address	<	(< a)

Only the Addition expression (+) may apply to a relocatable symbol (i.e., an external symbol). All other expressions must be applied to constants or symbols resolvable by the assembler (i.e., a symbol defined in the file).

If a dot (.) appears in an expression, then the current value of the Program Counter (PC) is used in place of the dot.

Currently, expressions must be enclosed by parenthesis.

4.2.5. Comments

A Comment is anything following a semicolon (;) or a double slash (//) to the end of a line. It is usually used to explain the assembly code and may be placed anywhere in the source file. The Assembler ignores comments, however they are written to the listing file.

Section 5. List File Format

In this section you will view an assembly program with its output generated from the input described. You will also find an explanation of the data.

When you build a project (using all assembly files), a listing file with an .lst extension is created. The listing shows how the assembly program is mapped into a section of code beginning at address 0. The linking (building) process will resolve the final addresses. This file also provides a listing of errors and warnings, and a reference table of labels.

Below is an assembly-language excerpt (*main.asm*) of Example_ADC_28pin (PSoC Designer Example project) and its listing file (*Example_ADC_28pin.lst*):

main.asm File:

```
; Example_ADC_28pin, a PSoC Pup Board Project.
;
; Purpose:
; To demonstrate the operation of the 12-Bit Incremental Analog-to-
; Digital Converter User Module of the PSoC micro controller. A
; Programmable Gain Amplifier with unity gain is also incorporated.
******
                        include "m8c.inc"
include "PGA 1.inc"
include "ADCINC12 1.inc"
area bss(RAM)
    ADCVal: BLK 1
                                   ;Temp variable containing 8
                                   ;most significant bits of ADC
                                   ;result
area text(ROM,REL)
export ADCVal
export _main
_main:
    or F,01h
                                   ;Enable interrupts
    mov A, ADCINC12_1_FULLPOWER
                                  ;Set power level
    call ADCINC12_1_Start
    mov A,00h
                                   ;Set for continuous sampling
    call ADCINC12 1 GetSamples
    mov A, PGA_1_FULLPOWER
    call PGA_1_Start
```

Example_ADC_28pin.lst File (After Project Build):

```
(0083) include "m8c.inc"
(0084) include "PGA_1.inc"
(0085) include "ADCINC12_1.inc"
(0086)
(0087) area bss(RAM)
(0088) ADCVal: BLK 1
                                           ;Temp variable
                                            ; containing 8 most
                                            ; significant bits of
                                            ;ADC result
(0089) area text(ROM,REL)
(0090)
(0091) export ADCVal
(0092) export _main
(0093)
(0094) _main:
(0095) or F,01h
                                           ;Enable interrupts
     _main:
   0100: 71 01
                OR
                    F,1
(0096) mov A, ADCINC12 1 FULLPOWER
                                           ;Set power level
   0102: 50 03 MOV A,3
(0097) call ADCINC12_1_Start
   0104: 91 5D CALL ADCINC12_1_SetPower
(0098) mov A,00h
                                            ;Set for continuous
                                           ;sampling
   0106: 50 00
               MOV
                      A,0
(0099) call ADCINC12 1 GetSamples
   0108: 91 64 CALL ADCINC12_1_GetSamples
         mov A,PGA_1_FULLPOWER
(0100)
   010A: 50 03
                MOV A,3
(0101) call PGA_1_Start
   010C: 90 D3 CALL _PGA_1_Start
```

The first column of the listing file identifies the line in the code.

Starting at "0100: " location is the absolute address at which the corresponding instruction is stored. Example:

0100: 71 01 OR F,1

"71" is the operand for the OR instruction and the F register. "01" (and "1") is the value.

The last column shows the source description contained in the assembly source file.

The .lst file will ONLY be created if there are no source errors resulting from a build. If there are compile/assemble or linker errors upon a project build, the .lst file retains source from the last successful build.

28

Section 6. Assembler Directives

In this section you will learn all active assembler directives that can be used in the assembly language code.

The PSoC Designer Assembler allows the assembler directives listed below:

Symbol	Assembler Directive
AREA	Area
BLK	RAM Block (in Bytes)
BLKW	RAM Block in Words (16 Bits)
DB	Define Byte
DS	Define ASCII String
DSU	Define UNICODE String
DW	Define Word (2 Bytes)
DWL	Define Word with Little Endian Ordering
ELSE	Alternative Result of IFELSEENDIF
ENDIF	End of IFELSEENDIF
EQU	Equate Label to Variable Value
EXPORT	Export
IF	Conditional Assembly
INCLUDE	Include Source File
MACRO/ENDM	Macro Definition Start/End
ORG	Area Origin

6.1. Area - AREA

The AREA directive "name" is the name you give to this area. The linker gathers all areas with the same name together from different .c and .asm files. "memtype" is either ROM or RAM, and "mode" is either REL or ABS. RAM memtype cannot have initialized data (including code) and the assembler uses the memtype to warn illegal usage. Only an area with ABS mode can have the ORG directive. Areas with REL mode are concatenated by the linker.

label: AREAname(memtype,mode) ;comment

This directive **AREA** <name> [(attributes)] also defines a memory region to load the following code or data. The linker gathers all areas with the same name together and either concatenates or overlays them depending on the attributes. The attributes are:

abs, or	<- absolute area
rel	<- relocatable area

followed by

con, or	<- concatenated
ovr	<- overlay

The starting address of an absolute area is specified within the assembly file itself whereas the starting address of a relocatable area is specified as a command option to the linker. For an area with the "con" attribute, the linker concatenates areas of that name one after another. For an area with the "ovr" attribute, for each file, the linker starts an area at the same address. The following illustrates the differences:

```
file1.o:

area text <- 10 bytes, call this text_1

area data <- 10 bytes

area text <- 20 bytes, call this text_2

file2.o:

area data <- 20 bytes

area text <- 40 bytes, call this text_3
```

text_1, text_2, and so on are just names used in this example. In practice, they are not given individual names. Let's assume that the starting address of the text area is set to zero. Then, if the text area has the "con" attribute, text_1 would start at 0, text_2 at 10, and text_3 at 30. If the text area has the "ovr" attribute, then text_1 and text_2 would again have the addresses 0 and 10 respectively. text_3, since it starts in another file, would also have 0 as the starting address.

All areas of the same name must have the same attributes, even if they are used in different modules. Here are examples of the complete permutations of all acceptable attributes:

```
area foo(abs)
area foo(abs,con)
area foo(abs,ovr)
area foo(rel)
area foo(rel,con)
area foo(rel,ovr)
ascii "string"
ds "string"
dsu "string"
asciz "string"
```

6.2. RAM Block - BLK

The RAM Block directive reserves blocks of RAM in bytes.

label: BLK<expr> ;comment

The operand is an expression, specifying the size of the block (in bytes) to reserve. BLKB is synonymous with BLK, and BLKW is to reserve blocks in words. The AREA directive must be used to ensure the block of bytes will reside in the correct memory location. PSoC Designer requires that the 'bss' area be used for RAM variable. The following is an example of declaring the variable 'x':

```
AREA bss(ram)
x: BLK
AREA text
```

Note: Remember to change AREA to 'text' upon the conclusion of defining your RAM variables.

area bss(RAM)			; inform assembler that variables follow
TX8_1_bytecount:	blk	1	;declare local variable to index byte ;to TX
countL:	blk	1	<pre>;declare local variable to hold delay ;value</pre>
area text(ROM,RE	L)		;inform assembler that relocatable ;program code follows

6.3. RAM Block in Words - BLKW

The RAM Block in Words directive is to reserve blocks of RAM in words.

label:	BLKW <expr></expr>	;comment	
area 1	oss(RAM)		; inform assembler that variables follow
count	word:	blkw 1	;declare local 16-bit variable to hold ;delay value
area	text(ROM,REI	-)	;inform assembler that relocatable ;program code follows

6.4. Define Byte - DB

The Define Byte directive reserves a byte of ROM and assigns the specified value to the reserved byte. This directive is useful for creating tables in ROM.

label: DB operand1, operand2, ... operand(n) ;comment

The operands may be constant or a label. The number of operands in a DB statement can be zero, up to as many as will fit on the source line.

00D1 00 [00] tab1: DB 0,3,4 00D2 03 [00] 00D3 04 [00] 00D4 06 [00] DB 0110b

6.5. Define ASCII String - DS

The Define String directive stores a string of characters as ASCII values. The string must start and end with quotation marks "".

```
label: DS "String of characters" ;comment
```

The string is stored character by character in ASCII hex format. The listing file shows the first two ASCII characters on the line with the source code. The backslash character \ is used in the string as an escape character. The \ is not assembled as part of the string, but the character following it is, even if it is a \. A quotation mark " can be entered into the middle of a string as \".

The remaining characters are shown on the following line. The string is not null terminated. To create a null terminated string; follow the DS with a DB or use ASCIZ.

00D8 41 42 ... DS "ABCDEFGHIJK" 43 44 45 46 47 48 49 4A 4B 00E3 00 [00] DB 0

ASCII is synonymous with DS. ASCIZ can be used to define a NUL terminated string.

6.6. Define UNICODE String - DSU

The Define UNICODE String directive stores a string of characters as UNICODE values with little endian byte order. The string must start and end with quotation marks "".

label: DSU "String of characters " ;comment

The string is stored character by character in UNICODE format. Each character in the string is stored with the low byte followed by the high byte. The backslash character \ is used in the string as an escape character. The \ is not assembled as part of the string, but the character following it is, even if it is a \. A quotation mark " can be entered into the middle of a string as \".

The listing file shows the first character on the line with the source code. The remaining characters are shown on the following line. The string is not null terminated.

08FE 41 00 ... DSU "ABCDE" 42 00 43 00 44 00 45 00

6.7. Define Word - DW

The Define Word directive reserves two bytes of ROM and assigns the specified words to the reserved two bytes. This directive is useful for creating tables in ROM.

label: DW operand1, operand2, ... operand(n) ;comment

The operands may be constant or a label. The length of the source line limits the number of operands in a DW statement.

00D1	\mathbf{FF}	FΕ	[00]	tab2:	DW	-2
00D3	01	DF	[00]		DW	01DFh
00D5	00	11	[00]		DW	x
00D7				x:	EQU	11h

6.8. Define Word, Little Endian Ordering - DWL

The Define Word directive reserves two bytes of ROM and assigns the specified words to the reserved two bytes, swapping the upper and lower bytes.

label: DWL operand1, operand2, ... operand(n) ;comment

The operands may be constant or a label. The length of the source line limits the number of operands in a DWL statement.

 00D1 FE FF [00] tab3:
 DWL
 -2

 00D3 DF 01 [00]
 DWL
 01DFh

 00D5 11 00 [00]
 DWL
 Y

 00D7
 Y:
 EQU
 11h

6.9. Alternative Result of IF...ELSE...ENDIF - ELSE

The ELSE directive delineates a "Not True" action for a previous IF directive.

```
      label:
      ELSE ;comment

      ---
      0000
      DEBUG: EQU 0

      ---
      0014
      _main:

      IF (DEBUG)
      mov a, 90h

      ---
      0014 5000
      mov a, 0

      ---
      000ENDIF
      mov a, 0
```

6.10. IF...ELSE...ENDIF - ENDIF

The ENDIF directive finishes a section of conditional assembly.

label:	ENDIF value	;comment	
	0000 0014	DEBUG: EQU _main: IF (DEBUG) mov a, 90h	0
 	000ELSE 0014 5000 000ENDIF	mov a,	0

6.11. Equate Label - EQU

The Equate Label directive is used to assign an integer value to a label.

label: EQU operand ;comment

The label and operand are required for an EQU directive. The operand must be a constant or label or . (dot, the Program Counter). Each EQU directive may have only one operand and if a label is defined more than once, an assembly error will occur.

00D4	10		[00]		DB	ZZ
00D5	00	11	[00]		DW	yy ;Example of how label is used
00D7				xx:	EQU	10h
00D7				уу:	EQU	11h
00D7				zz:	EQU	xx

6.12. Export - EXPORT

The EXPORT directive is used to designate that a label can be referenced in another file. Otherwise, the label is not visible to another file. Another method to achieve this is to end a label definition with two colons instead of one.

EXPORT label ;comment

EXPORT foo and bar:: ret can also be referenced in separate files.

```
foo: MOV A,X
bar:: ret
```

6.13. IF...ELSE...ENDIF - IF

All source lines between the IF and ENDIF (or IF and ELSE) directives are assembled if the condition is true.

label: IF value ;comment

The following example shows a simple usage for IF, ELSE, and ENDIF. Since the label DEBUG' is set to zero the mov a, 90h did not generate code because the IF condition was not met (e.g., DEBUG was not > 0). The ELSE condition was then taken, and code was generated.

 0000	DEBUG: EQU	0
 0000	_main:	
	IF (DEBUG)	
	mov a, 90h	
 000ELSE		
 0000 5000	mov a, O	h
 000ENDIF		
6.14. Include Source File - INCLUDE

The INCLUDE directive is used to include additional source files into the main file being assembled.

1 1 1				
label:	INCLUDE	"source file"	;comment	

Once an INCLUDE directive is encountered, the Assembler reads in the new source file (source_file) until either another INCLUDE is encountered or the end of file is found. When an end of file is encountered, the Assembler resumes reading the previous file immediately following the INCLUDE directive. In other words, INCLUDE directives cause nesting of source code being assembled. The source_file specified should contain a full path name if it does not reside in the current directory.

	//Port 0	(8-wi	de)				MEM	BANK
 0000	PRT0DR:	EQU	00h	;Port	0	data register		0
 0001	PRT0IM:	EQU	01h	;Port	0	interrupt mask		0
 0002	PRTOBP:	EQU	02h	;Port	0	bypass enable		0
 0000	PRT0DM0:	EQU	00h	;Port	0	drive mode O		1

// END

6.15. Macro Definition Start - MACRO/Macro Definition End – ENDM

The MACRO and ENDM directives are used to specify the start and end of a macro definition. The lines of code defined between a MACRO statement and an ENDM statement is not directly assembled into the program. Instead, it forms a macro that can later be substituted into the code by a macro call. Following the MACRO directive is the name used to call the macro as well as a list of parameters. Each time a parameter is used in the macro body of a macro call, it will be replaced by the corresponding value from the macro call.

Any assembly statement is allowed in a macro body except for another macro statement. Within a macro body, the expression @digit, where digit is between 0 and 9, is replaced by the corresponding macro argument when the macro is invoked.

You cannot define a macro name that conflicts with an instruction mnemonic or an assembly directive.

36

Following, is an example of an implicit macro:

Defines a macro named "foo:"

macro foo
mov @0,24
mov @1,@0
ENDM

Invoking foo with two arguments...

foo A,X

is equivalent to writing:

mov A,24 mov X,A

A macro must be defined in the assembly file before it is called. Macro definitions may not be nested, but macros that are already defined may be used in following macro definitions.

6.16. Area Origin - ORG

The ORG directive allows the programmer to set the value of the Program/Data Counter during assembly. This is most often used to set the start of a table in conjunction with the define directives DB, DS, and DW. The ORG directive can only be used in the area with the ABS mode.

label: ORG operand ;comment

The operand is required for an ORG directive and may be an integer constant, a label, or . (dot, the Program Counter). The Assembler does not keep track of areas previously defined and will not flag overlapping areas in a single source file.

00D1			ORG	00D1h
00D1	03	[00]	DB	3
00FD			ORG	00FDh

This page has intentionally been left blank.

Section 7. Instruction Set

In this section you will learn (or can reference) the instruction set for the M8C.

All instructions are 1, 2, or 3 bytes wide and fetched from program memory, in a separate address space from data memory. The first byte of an instruction is an 8-bit constant, referred to as the Opcode. Depending on the instruction, there can be one or two succeeding bytes that encode address or operand information.

The following notation will be used throughout this section:

Notation	Description
А	Primary Accumulator
CF	Carry Flag
expr	Expression
F	Flags (ZF, CF, and Others)
I	Operand 1 Value
K	Operand 2 Value
PC	(PCH,PCL)
SP	Stack Pointer
Х	X Register
ZF	Zero Flag

To access a complete instruction in detail within PSoC Designer, click your cursor on the target instruction in the file and hit [**F1**].

7.1. Add with Carry

Add with Carry: ADC

Description: Adds the content of the Carry flag and destination with the source and places the result in the destination.

Source Format				Machine Code			
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles	
ADC	A	expr	09h	Immediate		4	
ADC	A	[expr]	0Ah	Direct Address		6	
ADC	A	[X+expr]	0Bh	Index		7	
ADC	[expr]	A	0Ch	Direct Address		7	
ADC	[X+expr]	A	0Dh	Index		8	
ADC	[expr]	expr	0Eh	Direct Address	Immediate	9	
ADC	[X+expr]	expr	0Fh	Index	Immediate	10	

<u>**Condition Flags**</u>: CF Set if, treating the numbers as unsigned, the result > 255; cleared otherwise.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example:	or	F,FlagCarry
-	adc	A,12

ADC

7.2. Add without Carry

Add without Carry: ADD

Description: Adds the content of the destination with the source and places the result in the destination.

Source Format				Machine Code			
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles	
ADD	А	expr	01h	Immediate		4	
ADD	A	[expr]	02h	Direct Address		6	
ADD	A	[X+expr]	03h	Index		7	
ADD	[expr]	А	04h	Direct Address		7	
ADD	[X+expr]	А	05h	Index		8	
ADD	[expr]	expr	06h	Direct Address	Immediate	9	
ADD	[X+expr]	expr	07h	Index	Immediate	10	
ADD	SP	expr	38h	Immediate		5	

<u>**Condition Flags**</u>: CF Set if, treating the numbers as unsigned, the result > 255; cleared otherwise.

ZF Set if the result is zero; cleared otherwise. (ADD SP, expr does not affect the flags).

Notes:

Example: add A,12

ADD

7.3. Bitwise AND

Bitwise AND: AND

Description: A bitwise AND of the destination and source.

Source Format				Machine Code		Cycles
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
AND	A	expr	21h	Immediate		4
AND	A	[expr]	22h	Direct Address		6
AND	A	[X+expr]	23h	Index		7
AND	[expr]	А	24h	Direct Address		7
AND	[X+expr]	А	25h	Index		8
AND	[expr]	expr	26h	Direct Address	Immediate	9
AND	[X+expr]	expr	27h	Index	Immediate	10
AND	REG[expr]	expr	41h	REG Direct	Immediate	9
				Address		
AND	REG[X+expr]	expr	42h	REG Index	Immediate	10
AND	F	expr	70h	Immediate		4

<u>Condition Flags</u>: CF Unchanged (unless *F* is destination).

ZF Set if the result is zero; cleared otherwise (unless *F* is destination).

Notes:

Example: and F,~FlagCarry

AND

7.4. Arithmetic Shift Left

Arithmetic Shift Left: ASL

Description: Shifts all bits of specified location one place to the left. The most significant is loaded into the Carry flag. Bit 0 is loaded with a zero.

Source Format			Ма	Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
ASL	A		64h			4
ASL	[expr]		65h	Direct Address		7
ASL	[X+expr]		66h	Index		8

Condition Flags: CF Set if the MSB of the source was set before the shift, cleared otherwise.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: asl A ; Multiply by 2 and put MSB in Carry flag

7.5. Arithmetic Shift Right

ASR

Arithmetic Shift Right: ASR

Description: Shifts all bits of the source one place to the right. Bit 0 of the source is loaded into the Carry flag. Bit 7 remains the same.

Source Format			Ма		Cyclos	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
ASR	A		67h			4
ASR	[expr]		68h	Direct Address		7
ASR	[X+expr]		69h	Index		8

Condition Flags: CF Set if LSB of the source was set before the shift, cleared otherwise.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: asr A ; Divide by two

ASL

7.6. Call Function

Call Function: CALL

Description: Executes a jump to a subroutine starting at the address given as an operand. The Program Counter (PC) is pushed onto the stack. The stack pointer is post-incremented. The PC is loaded with the address value. This instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. In contrast, the Long Call instruction has two operands that together form a 16-bit absolute address.

Source Format			Mac	Machine Code			
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles	
CALL	Address		90h	Address		11	
CALL	Address		91h	Address		11	
CALL	Address		92h	Address		11	
CALL	Address		93h	Address		11	
CALL	Address		94h	Address		11	
CALL	Address		95h	Address		11	
CALL	Address		96h	Address		11	
CALL	Address		97h	Address		11	
CALL	Address		98h	Address		11	
CALL	Address		99h	Address		11	
CALL	Address		9Ah	Address		11	
CALL	Address		9Bh	Address		11	
CALL	Address		9Ch	Address		11	
CALL	Address		9Dh	Address		11	
CALL	Address		9Eh	Address		11	
CALL	Address		9Fh	Address		11	

Condition Flags: CF Carry flag unaffected.

- ZF Zero flag unaffected.
- Notes: This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (9xh where x = lower 4 bits.) The lower 8 bits of the address come from Operand 1.

Example: call LoadConfig .

. LoadConfig: ret CALL

7.7. Non-destructive Compare

Non-destructive Compare: CMP

Description:

Subtracts two operands and records the result in flags. The contents of the accumulator are unaffected.

Source Format			Ι		Cycles	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
CMP	A	expr	39h	Immediate		5
CMP	A	[expr]	3Ah	Direct Address		7
CMP	A	[X+expr]	3Bh	Index		8
CMP	[expr]	expr	3Ch	Direct Address	Immediate	8
CMP	[X+expr]	expr	3Dh	Index	Immediate	9

<u>Condition Flags</u>: CF Set if the Operand 1 < Operand 2 value; cleared otherwise.

ZF Set if the operands are equal; cleared otherwise.

Notes:

Example: cmp A, END_CONFIG_TABLE

7.8. Complement Accumulator

CPL

Complement Accumulator: CPL

Description:

Replace each bit in the accumulator with its complement.

Source Format			Ma	Cycles			
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles	
CPL	A		73h			4	

Condition Flags: CF Unchanged.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: cpl A

45

CMP

7.9. Decrement

Decrement: DEC

Description: Subtract one from the contents of a register or Data RAM space. The field to the right of the Opcode determines which entity is affected: accumulator; x register; direct or index addressed Data RAM location.

Source Format			Ма	Cyclos		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
DEC	A		78h			4
DEC	Х		79h			4
DEC	[expr]		7Ah	Direct Address		7
DEC	[X+expr]		7Bh	Index		8

<u>Condition Flags</u>: CF Set if the result is -1; cleared otherwise.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example:	loop2:		;loop	takes	12	CPU	cycles
-	dec jnz	[countL] loop2					

DEC

7.10. Halt

Halt: HALT

Description: Halts the execution of the processor. The processor will remain halted until a Power On Reset (POR) or Watchdog Timer Reset (WDR) event happens, either of which will cause the processor to begin execution again.

Source Format			Ma	Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
HALT			30h			

<u>Condition Flags</u>: CF Carry flag unaffected.

ZF Zero flag unaffected.

Notes:

Example: halt

HALT

7.11. Increment

Increment: INC

Description: Add one to the contents of a register or Data RAM location. The field to the right of the Opcode determines which entity is affected: accumulator; X register; direct or index addressed Data RAM location.

Source Format			Ma	Cyclos		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
INC	A		74h			4
INC	Х		75h			4
INC	[expr]		76h	Direct Address		7
INC	[X+expr]		77h	Index		8

<u>Condition Flags</u>: CF Set if value after the increment is 0; cleared otherwise.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: inc X

INC

INDEX

7.12. Table Read

Table Read: INDEX

Description: Places the contents of ROM location indexed by the sum of the accumulator and the address operand, into the accumulator. This instruction has a 12-bit-twos-complement-address, relative to the PC as it points to the next instruction.

This instruction is used to move information in table form from the program memory space into the accumulator. It has one operand, which is the lower part of the base address of a program memory table. The lower nibble of the INDEX Opcode forms the upper part of the base address. This 12-bit value is a sign - extended 12-bit-twos-complement-address that when added to the PC + 2, yields the base address of the table.

The offset into the table is taken as the value of the accumulator when the INDEX instruction is executed. The maximum readable table size, when using a single INDEX instruction, is limited by the range of the accumulator to 256 bytes.

S	Source Forma	t	М		Cycles	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
INDEX	Address		F0h	Address Offset		13
INDEX	Address		F1h	Address Offset		13
INDEX	Address		F2h	Address Offset		13
INDEX	Address		F3h	Address Offset		13
INDEX	Address		F4h	Address Offset		13
INDEX	Address		F5h	Address Offset		13
INDEX	Address		F6h	Address Offset		13
INDEX	Address		F7h	Address Offset		13
INDEX	Address		F8h	Address Offset		13
INDEX	Address		F9h	Address Offset		13
INDEX	Address		FAh	Address Offset		13
INDEX	Address		FBh	Address Offset		13
INDEX	Address		FCh	Address Offset		13
INDEX	Address		FDh	Address Offset		13
INDEX	Address		FEh	Address Offset		13
INDEX	Address		FFh	Address Offset		13

Condition Flags: CF Unchanged.

ZF Set if A is zero.

Notes: This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (F**x**h where **x** = lower 4 bits.) The lower 8 bits of the address come from Operand 1.

7.13. Jump Accumulator

Jump Accumulator: JACC

Description: Jump unconditionally to the address computed by the sum of the accumulator and the 12-bit address operand. The accumulator is not affected by this instruction. This instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. In contrast, the Long Jump instruction has two operands that together form a 16-bit absolute address.

	Source Format		Machine Code			Cycles
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
JACC	Address		E0h	Address		7
JACC	Address		E1h	Address		7
JACC	Address		E2h	Address		7
JACC	Address		E3h	Address		7
JACC	Address		E4h	Address		7
JACC	Address		E5h	Address		7
JACC	Address		E6h	Address		7
JACC	Address		E7h	Address		7
JACC	Address		E8h	Address		7
JACC	Address		E9h	Address		7
JACC	Address		EAh	Address		7
JACC	Address		EBh	Address		7
JACC	Address		ECh	Address		7
JACC	Address		EDh	Address		7
JACC	Address		EEh	Address		7
JACC	Address		EFh	Address		7

Condition Flags: CF Unchanged.

ZF Unchanged.

Notes: This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (Exh where x = lower 4 bits.) The lower 8 bits of the address come from Operand 1.

Example: jacc maintable

JACC

7.14. Jump if Carry

Jump if Carry: JC

Description: If the carry flag is set (1 = true), jump to the address (place the address in the Program Counter). This instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. In contrast, the Long Jump instruction has two operands that together form a 16-bit absolute address.

Source Format			Mac		Cycles	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
JC	Address		C0h	Address		4/5*
JC	Address		C1h	Address		4/5
JC	Address		C2h	Address		4/5
JC	Address		C3h	Address		4/5
JC	Address		C4h	Address		4/5
JC	Address		C5h	Address		4/5
JC	Address		C6h	Address		4/5
JC	Address		C7h	Address		4/5
JC	Address		C8h	Address		4/5
JC	Address		C9h	Address		4/5
JC	Address		CAh	Address		4/5
JC	Address		CBh	Address		4/5
JC	Address		CCh	Address		4/5
JC	Address		CDh	Address		4/5
JC	Address		CEh	Address		4/5
JC	Address		CFh	Address		4/5

Condition Flags: CF Carry flag unaffected.

- ZF Zero flag unaffected.
- **Notes**: This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (C**x**h where **x** = lower 4 bits.) The lower 8 bits of the address come from Operand 1.

* If the carry flag is true (1), 5 cycles are consumed because the jump is taken. If the carry flag is false (0), 4 cycles are consumed because the jump is not taken.

JC

7.15. Jump

Jump: JMP

Description: Jump unconditionally to the address (place the address in the Program Counter). This instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. In contrast, the Long Jump instruction has two operands that together form a 16-bit absolute address.

Source Format			Machine Code			Cycles
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
JMP	Address		80h	Address		5
JMP	Address		81h	Address		5
JMP	Address		82h	Address		5
JMP	Address		83h	Address		5
JMP	Address		84h	Address		5
JMP	Address		85h	Address		5
JMP	Address		86h	Address		5
JMP	Address		87h	Address		5
JMP	Address		88h	Address		5
JMP	Address		89h	Address		5
JMP	Address		8Ah	Address		5
JMP	Address		8Bh	Address		5
JMP	Address		8Ch	Address		5
JMP	Address		8Dh	Address		5
JMP	Address		8Eh	Address		5
JMP	Address		8Fh	Address		5

Condition Flags: CF Carry flag unaffected.

ZF Zero flag unaffected.

Notes: This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (8**x**h where **x** = lower 4 bits.) The lower 8 bits of the address come from Operand 1.

Example: loop: cmp [__r0],<_bss_end jz done jmp loop done: JMP

7.16. Jump if No Carry

Jump if No Carry: JNC

Description: If the carry flag is **not** set (0 = false), jump to the address (place the address in the Program Counter). This instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. In contrast, the Long Jump instruction has two operands that together form a 16-bit absolute address.

	Source Format		Machine Code			Cycles
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
JNC	Address		D0h	Address		4/5*
JNC	Address		D1h	Address		4/5
JNC	Address		D2h	Address		4/5
JNC	Address		D3h	Address		4/5
JNC	Address		D4h	Address		4/5
JNC	Address		D5h	Address		4/5
JNC	Address		D6h	Address		4/5
JNC	Address		D7h	Address		4/5
JNC	Address		D8h	Address		4/5
JNC	Address		D9h	Address		4/5
JNC	Address		DAh	Address		4/5
JNC	Address		DBh	Address		4/5
JNC	Address		DCh	Address		4/5
JNC	Address		DDh	Address		4/5
JNC	Address		DEh	Address		4/5
JNC	Address		DFh	Address		4/5

Condition Flags: CF Carry flag unaffected.

- ZF Zero flag unaffected.
- **Notes**: This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (Dxh where x = lower 4 bits.) The lower 8 bits of the address come from Operand 1.

* If the carry flag is false (0), 5 cycles are consumed because the jump is taken. If the carry flag is true (1), 4 cycles are consumed because the jump is not taken.

Example: cmp [TX8_1_bytecount],4 ;rotate through 4 TX values jnc branch2

JNC

7.17. Jump if Not Zero

Jump if Not Zero: JNZ

Description: If the zero flag is **not** set (0 = false), jump to the address. This instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. In contrast, the Long Jump instruction has two operands that together form a 16-bit absolute address.

Source Format		Mac		Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
JNZ	Address		B0h	Address		4/5*
JNZ	Address		B1h	Address		4/5
JNZ	Address		B2h	Address		4/5
JNZ	Address		B3h	Address		4/5
JNZ	Address		B4h	Address		4/5
JNZ	Address		B5h	Address		4/5
JNZ	Address		B6h	Address		4/5
JNZ	Address		B7h	Address		4/5
JNZ	Address		B8h	Address		4/5
JNZ	Address		B9h	Address		4/5
JNZ	Address		BAh	Address		4/5
JNZ	Address		BBh	Address		4/5
JNZ	Address		BCh	Address		4/5
JNZ	Address		BDh	Address		4/5
JNZ	Address		BEh	Address		4/5
JNZ	Address		BFh	Address		4/5

Condition Flags: CF Carry flag unaffected.

ZF Zero flag unaffected.

Notes:

This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (B**x**h where $\mathbf{x} =$ lower 4 bits.) The lower 8 bits of the address come from Operand 1.

* If the zero flag is false (0), 5 cycles are consumed because the jump is taken. If the zero flag is true (1), 4 cycles are consumed because the jump is not taken.

Example: mov a,[_c32c] jnz lp1 JNZ

7.18. Jump if Zero

Jump if Zero: JZ

Description: If the zero flag is set (1 = true), jump to the address (add the address to the Program Counter). This instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target. In contrast, the Long Jump instruction has two operands that together form a 16-bit absolute address.

Source Format		Mac		Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
JZ	Address		A0h	Address		4/5*
JZ	Address		A1h	Address		4/5
JZ	Address		A2h	Address		4/5
JZ	Address		A3h	Address		4/5
JZ	Address		A4h	Address		4/5
JZ	Address		A5h	Address		4/5
JZ	Address		A6h	Address		4/5
JZ	Address		A7h	Address		4/5
JZ	Address		A8h	Address		4/5
JZ	Address		A9h	Address		4/5
JZ	Address		AAh	Address		4/5
JZ	Address		ABh	Address		4/5
JZ	Address		ACh	Address		4/5
JZ	Address		ADh	Address		4/5
JZ	Address		AEh	Address		4/5
JZ	Address		AFh	Address		4/5

Condition Flags: CF Carry flag unaffected.

- ZF Zero flag unaffected.
- **Notes**: This is a 12-bit address. The upper 4 bits of the address come from the lower (nibble) 4 bits of the Opcode. (A**x**h where **x** = lower 4 bits.) The lower 8 bits of the address come from Operand 1.

If the zero flag is true (1), 5 cycles are consumed because the jump is taken. If the zero flag is false (0), 4 cycles are consumed because the jump is not taken.

Example:	cmp	A,	END_CONFIG_TABLE	;che	eck	for	end	of	table
	jz	Enc	dLoadConfig	;if	so,	end	l of	108	ad

JΖ

7.19. Long Call

Long Call: LCALL

Description: Executes a jump to a subroutine starting at the address given as an operand. The PC is pushed onto the stack. The stack pointer is post-incremented. The PC is loaded with the address value. The Long Call instruction has two operands that together form a 16-bit absolute address. The other call instruction has a 12-bit-twos-complement-relative-address that is added to the PC to form the jump target.

Source Format			Ma	Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
LCALL	Address		7Ch	16-bit	16-bit	13
				Address	Address	
				(High Byte)	(Low Byte)	

Condition Flags: CF

ZF

Notes: Again, LCALL is a 16-bit address. Its instruction is identical to a CALL but can jump to a subroutine over a wider address range.

Example: lcall PWMDB8_1INT

7.20. Long Jump

LJMP

Long Jump: LJMP

Description: Jump unconditionally to the address (place the address in the Program Counter). The Long Jump instruction has two operands that together form a 16-bit absolute address. All other jump instructions have 12-bit-twos-complement-relative-addresses that are added to the PC to form the jump target.

Source Format		Ма	Cyclos			
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
LJMP	Address		7Dh	16-bit	16-bit	7
				Address	Address	
				(High Byte)	(Low Byte)	

Condition Flags: CF

ZF

Notes: Again, LJMP is a 16-bit address. Its instruction is identical to a JMP but can jump over a wider address range.

Example: ljmp PWMDB8_1INT

LCALL

7.21. Move

Move: MOV

Description:

This instruction allows for a number of combinations of moves. Immediate, direct, and indexed addressing are supported.

	Source Forma	at		Machine Code		
Instruction	Operand 1	Operand 2	Opcode/	Byte 2	Byte 3	Cycles
			Byte 1			
MOV	Х	SP	4Fh			4
MOV	A	expr	50h	Immediate		4
MOV	A	[expr]	51h	Direct Address		5
MOV	A	[X+expr]	52h	Index		6
MOV	[expr]	A	53h	Direct Address		5
MOV	[X+expr]	A	54h	Index		6
MOV	[expr]	expr	55h	Direct Address	Immediate	8
MOV	[X+expr]	expr	56h	Index	Immediate	9
MOV	Х	expr	57h	Immediate		4
MOV	Х	[expr]	58h	Direct Address		6
MOV	Х	[X+expr]	59h	Index		7
MOV	[expr]	Х	5Ah	Direct Address		5
MOV	A	Х	5Bh			4
MOV	Х	A	5Ch			4
MOV	A	REG[expr]	5Dh	REG Direct Address		6
MOV	A	REG[X+expr]	5Eh	REG Index		7
MOV	[expr]	[expr]	5Fh	Direct Address	Direct	10
					Address	
MOV	REG[expr]	A	60h	REG Direct Address		5
MOV	REG[X+expr]	A	61h	REG Index		6
MOV	REG[expr]	expr	62h	REG Direct Address	Immediate	8
MOV	REG[X+expr]	expr	63h	REG Index	Immediate	9

Condition Flags: CF Carry flag unaffected.

ZF Set if A is updated with zero.

Notes:

Example:movA, ProjectNamemovX, ProjectName

MOV

7.22. Move Indirect, Post-Increment to Memory

Move Indirect, Post- MVI Increment to Memory:

Description: The address for memory is specified by the contents of memory at the direct address given by the operand. Memory is indirectly read or written to by this address. The contents of the original direct memory location is incremented and can only be located in the first SRAM page. The indirect address is wherever the Extended Addressing points are located.

	Source Forma	t	Machine Code			
Instruction	Operand 1	Operand 2	Opcode/ Byte 2		Byte	Cycles
			Byte 1		3	
MVI	A	[expr]	3Eh	Direct Address (Page 0)		10
MVI	[expr]	А	3Fh	Direct Address (Page 0)		10

Condition Flags: CF Unaffected.

ZF Set if A is updated with zero.

Notes:

Example: mvi [location],A

MVI

7.23. No Operation

No Operation: NOP

Description: This one-byte instruction performs no operation.

Source Format			Mac	Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1 Byte 2 Byte 3			Cycles
NOP			40h			4

Condition Flags: CF Carry flag unaffected.

ZF Zero flag unaffected.

Notes:

Example: nop

NOP

7.24. Bitwise OR

Bitwise OR: OR

Description: A Bitwise OR of a value; K, [K] or [X + K] and the contents of the accumulator. The result is placed in either the accumulator, [K], or [X + K] according to the field just to the right of the Opcode.

	Source Format		Ī		Cycles	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
OR	А	expr	29h	Immediate		4
OR	А	[expr]	2Ah	Direct Address		6
OR	А	[X+expr]	2Bh	Index		7
OR	[expr]	А	2Ch	Direct Address		7
OR	[X+expr]	А	2Dh	Index		8
OR	[expr]	expr	2Eh	Direct Address	Immediate	9
OR	[X+expr]	expr	2Fh	Index	Immediate	10
OR	REG[expr]	expr	43h	REG Direct	Immediate	9
				Address		
OR	REG[X+expr]	expr	44h	REG Index	Immediate	10
OR	F	expr	71h	Immediate		4

Condition Flags: CF Unchanged (unless F is destination).

ZF Set if the result is zero; cleared otherwise (unless *F* is destination).

Notes:

Example: or F, FLAG_CFG_MASK

OR

7.25. Pop Stack into Register

Pop Stack into Register: POP

Description:

Place the contents of the top of the stack into the designated register(s). Pre-decrement the stack pointer.

Source Format			Ma	Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
POP	A		18h			5
POP	Х		20h			5

Condition Flags: CF Carry flag unaffected.

ZF Set if A is updated to zero.

Notes:

Example: pop A reti

7.26. Push Register onto Stack

PUSH

Push Register onto Stack: PUSH

Description:

Push the contents of the designated register(s) onto the stack. Post-increment the stack pointer.

Source Format			Ma	Cyclos		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
PUSH	A		08h			4
PUSH	Х		10h			4

Condition Flags: CF Carry flag unaffected.

ZF Zero flag unaffected.

Notes:

Example: push A

POP

7.27. Return

Return: RET

Description: Pop two bytes off of the stack into the Program Counter.

Source Format			Mad	Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1 Byte 2 Byte 3			Cycles
RET			7Fh			8

<u>Condition Flags</u>: CF Carry unchanged by this instruction.

ZF Zero unchanged by this instruction.

Notes:

Example: ret

7.28. Return from Interrupt

RETI

Return from Interrupt: RETI

Description:Pop flag then pop two bytes off of the stack into the Program Counter.
The previous flag interrupt enable status is restored. Do not use an
RETI to return from a subroutine call.

	Cycles
e 3	Cycles
	10
t	te 3

<u>Condition Flags</u>: CF All flag bits are restored to the value pushed during an interrupt call.

ZF All flag bits are restored to the value pushed during an interrupt call.

Notes: Flags restored.

Example: Interrupt6: reti

RET

7.29. Rotate Left through Carry

Rotate Left through Carry: RLC

Description:

Shifts all bits of the specified location one place to the left. Bit 0 is loaded with the carry flag. The most significant bit of the specified location is loaded into the carry flag.

Source Format			Ма	Cyclos		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 3	Cycles	
RLC	A		6Ah			4
RLC	[expr]		6Bh	Direct Address		7
RLC	[X+expr]		6Ch	Index		8

Condition Flags: CF Set if the MSB of the specified accumulator was set before the shift.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: rlc [shiftout]

7.30. Table Read

Table Read: ROMX

Description: Places the contents of ROM into the accumulator, indexed by the address generated by concatenating the A and X registers (A is Most Significant and X is Least Significant).

	Source Forma	t	Machine Code			Cycles
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
ROMX			28h			11

Condition Flags: CF Unchanged.

ZF Set if A is zero.

Notes:

Example:	mov	A,42			
	inc	Х			
	romx		;load	config	address

ROMX

RLC

7.31. Rotate Right through Carry

Rotate Right through Carry: RRC

Description:

Shifts all bits of the specified location one place to the right. The carry flag is loaded into the most significant bit of the specified location - bit 7. Bit 0 of the source is loaded into the carry flag.

Source Format			Machine Code			Cycles	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 3	Cycles		
RRC	A		6Dh			4	
RRC	[expr]		6Eh	Direct Address		7	
RRC	[X+expr]		6Fh	Index		8	

Condition Flags: CF Set if LSB of the specified accumulator was set before the shift.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: rrc [shiftout]

RRC

7.32. Subtract with Borrow

Subtract with Borrow: SBB

Description:

Subtracts a value; K, [K] or [X + K], plus the carry flag, from the destination contents and places the result in the destination.

Source Format			Machine Code			Cycles	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles	
SBB	A	expr	19h	Immediate		4	
SBB	A	[expr]	1Ah	Direct Address		6	
SBB	A	[X+expr]	1Bh	Index		7	
SBB	[expr]	A	1Ch	Direct Address		7	
SBB	[X+expr]	A	1Dh	Index		8	
SBB	[expr]	expr	1Eh	Direct Address	Immediate	9	
SBB	[X+expr]	expr	1Fh	Index	Immediate	10	

<u>**Condition Flags**</u>: CF Set if, treating the numbers as unsigned, the result < 0; cleared otherwise.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: sbb A,[oldvalue]

SBB

7.33. Subtract without Borrow

Subtract without Borrow: SUB

Description:

Subtracts a value; K, [K] or [X + K] from the contents of the destination.

Source Format			Machine Code			Cycles	
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles	
SUB	A	expr	11h	Immediate		4	
SUB	A	[expr]	12h	Direct Address		6	
SUB	A	[X+expr]	13h	Index		7	
SUB	[expr]	A	14h	Direct Address		7	
SUB	[X+expr]	A	15h	Index		8	
SUB	[expr]	expr	16h	Direct Address	Immediate	9	
SUB	[X+expr]	expr	17h	Index	Immediate	10	

<u>**Condition Flags**</u>: CF Set if, treating the numbers as unsigned, the result < 0; cleared otherwise.

ZF Set if the result is zero; cleared otherwise.

Notes:

Example: sub A, 31 ; Apply the offset

SUB

7.34. Swap

SWAP: SWAP

Description: Operates on X register, memory, or the stack pointer with the primary accumulator. An internal temporary register is used to facilitate the swap.

Source Format			Machine Code			Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	e 3 Cycles		
SWAP	А	Х	4Bh			5		
SWAP	A	[expr]	4Ch	Direct Address		7		
SWAP	Х	[expr]	4Dh	Direct Address		7		
SWAP	A	SP	4Eh			5		

Condition Flags: CF Carry flag unaffected.

ZF Set if accumulator is cleared.

Notes:

Example: swap SP,A

SWAP

7.35. System Supervisor Call

System Supervisor Call: SSC

Description:

The System Supervisor Call instruction provides the method for the user to access pre-existing routines in the Supervisor ROM to invoke various system-related functions. The user must set several parameters when utilizing these functions. The parameters are written to a block near the top of RAM memory space.

Source Format			Machine Code			Cycles
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
SSC			00h			4

Condition Flags: CF Unchanged.

ZF Unchanged.

Notes: The functions and parameters are device-specific. See the device Data Sheet for details. (Access it at <u>http://www.cypressmicro.com</u>.)

Example:

SSC

7.36. Test with Mask

Test with Mask: TST

Description: A Read-Only operation on an IO port or memory addressed by the first argument, with a bit mask given by the second argument. The operand is not modified.

Source Format			Machine Code			Cuolos		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles		
TST	[expr]	expr	47h	Direct Address	Immediate	8		
TST	[X+expr]	expr	48h	Index	Immediate	9		
TST	REG[expr]	expr	49h	REG Direct	Immediate	8		
				Address				
TST	REG[X+expr]	expr	4Ah	REG Index	Immediate	9		

Condition Flags: CF Unaffected.

ZF Set if the addressed location is zero; cleared otherwise.

Notes:

Example: tst reg[TX8_1_CONTROL_0],TX_REG_EMPTY

TST

7.37. Bitwise XOR

Bitwise XOR:

XOR

Description:

A Bitwise Exclusive OR of a value; K, [K] or [X + K] and the destination contents.

Source Format			l l	Cycles		
Instruction	Operand 1	Operand 2	Opcode/Byte 1	Byte 2	Byte 3	Cycles
XOR	А	expr	31h	Immediate		4
XOR	A	[expr]	32h	Direct Address		6
XOR	A	[X+expr]	33h	Index		7
XOR	[expr]	А	34h	Direct Address		7
XOR	[X+expr]	А	35h	Index		8
XOR	[expr]	expr	36h	Direct Address	Immediate	9
XOR	[X+expr]	expr	37h	Index	Immediate	10
XOR	REG[expr]	expr	45h	REG Direct	Immediate	9
				Address		
XOR	REG[X+expr]	expr	46h	REG Index	Immediate	10
XOR	F	expr	72h	Immediate		4

<u>Condition Flags</u>: CF Unchanged (unless *F* is destination).

ZF Set if the result is zero; cleared otherwise (unless *F* is destination).

Notes:

Example: xor A,[bitmask]

XOR

Section 8. Compile/Assemble Error Messages

In this section you will learn (or can reference) all PSoC Designer C Compiler and Assembler errors and warnings.

Again, once you have added and modified assembly-language source and/or C Compiler files, you must compile/assemble the files and build the project. This is done so PSoC Designer can generate a .rom file to be used to debug the M8C program.



To compile the source files for the current project, click the **Compile/Assemble** icon in the toolbar.

G To build the current project, click the **Build** icon in the toolbar.

Each time you compile/assemble files or build the project, the status window is cleared and the current status entered as the process occurs.

When compiling or building is complete, you will the see the number of errors. Zero errors signify that the compilation/assemblage or build was successful. One or more errors indicate problems with one or more files. For further information on the PSoC Designer status window refer to section 3 in the *PSoC Designer: Integrated Development Environment User Guide.*

The remainder of this section lists all compile/assemble and build (linker) errors and warnings you might encounter from your code.

8.1. Preprocessor

Note that these errors and warnings are associated with C Compiler errors and warnings.

Error/Warning
not followed by macro parameter
occurs at border of replacement
#defined token can't be redefined
#defined token is not a name
#elif after #else
#elif with no #if
#else after #else
#else with no #if
#endif with no #if
#if too deeply nested
#line specifies number out of range
Bad ?: in #if/endif
Bad syntax for control line
Bad token r produced by ## operator
Character constant taken as not signed
Could not find include file
(Preprocessor cont.)

Disagreement in number of macro arguments
Duplicate macro argument
EOF in macro arglist
EOF in string or char constant
EOF inside comment
Empty character constant
Illegal operator * or & in #if/#elsif
Incorrect syntax for 'defined'
Macro redefinition
Multibyte character constant undefined
Sorry, too many macro arguments
String in #if/#elsif
Stringified macro arg is too long
Syntax error in #else
Syntax error in #endif
Syntax error in #if/#elsif
Syntax error in #if/#endif
Syntax error in #ifdef/#ifndef
Syntax error in #include
Syntax error in #line
Syntax error in #undef
Syntax error in macro parameters
Undefined expression value
Unknown preprocessor control line
Unterminated #if/#ifdef/#ifndef
Unterminated string or char const

8.1.1. Preprocessor Command Line Errors

Error/Warning
Can't open input file
Can't open output file
Illegal -D or -U argument
Too many -I directives

8.2. C Compiler

Error/Warning
expecting <character></character>
literal too long
IO port <name> cannot be redeclared as local</name>
variable
IO port <name> cannot be redeclared as parameter</name>
IO port variable <name> cannot have initializer</name>
<n> is a preprocessing number but an invalid %s</n>
constant
<n> is an illegal array size</n>
<n> is an illegal bit-field size</n>
<type> is an illegal bit-field type</type>
<type> is an illegal field type</type>
'sizeof' applied to a bit field
addressable object required

(C Compiler cont.)

asm string too long
assignment to const identifier
assignment to const location
cannot initialize undefined
case label must be a constant integer expression
cast from <type> to <type> is illegal in constant</type></type>
expressions
cast from <type> to <type> is illegal</type></type>
conflicting argument declarations for function
<name></name>
declared parameter <name> is missing</name>
duplicate case label <n></n>
duplicate declaration for <names declared<="" previously="" td=""></names>
duplicate field name chames in cetructures
ampty declaration
emply decial allon
extraneous identifier <id></id>
extraneous old-style parameter list
extraneous return value
field name expected
field name missing
found <id> expected a function</id>
ill-formed hexadecimal escape sequence
illegal break statement
illegal case label
illegal case label illegal character <c></c>
illegal case label illegal character <c> illegal continue statement</c>
illegal case label illegal character <c> illegal continue statement illegal default label</c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression</c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types</c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types illegal initialization for <id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types illegal initialization for <id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>'</name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type></type></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination</type></name></id></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination illegal type <type> in switch expression</type></type></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal type 'array of <name>'</name></type></type></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal use of incomplete type</type></type></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal use of incomplete type illegal use of type name <name></name></type></type></type></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal use of incomplete type illegal use of type name <name></name></type></type></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal default label illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal use of incomplete type illegal use of type name <name> initializer must be constant</name></type></type></name></id></id></c>
illegal case labelillegal character <c>illegal continue statementillegal continue statementillegal default labelillegal formal parameter typesillegal initialization for <id>illegal initialization for parameter <id>illegal initialization of 'extern <name>'illegal return type <type>illegal statement terminationillegal type <type> in switch expressionillegal use of incomplete typeillegal use of type name <name>initializer must be constantinsufficient number of arguments to <function></function></name></type></type></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal return type <type> illegal statement termination illegal type 'array of <name>' illegal use of incomplete type illegal use of type name <name> initializer must be constant insufficient number of arguments to <function> integer expression must be constant</function></name></name></type></type></name></id></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal use of incomplete type illegal use of type name <name> initializer must be constant insufficient number of arguments to <function> integer expression must be constant interrupt handler <name> cannot have arguments investid field deplacetions</name></function></name></type></type></type></name></id></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal use of incomplete type illegal use of incomplete type illegal use of type name <name> initializer must be constant insufficient number of arguments to <function> integer expression must be constant interrupt handler <name> cannot have arguments invalid field declarations invalid field declarations</name></function></name></type></type></name></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal default label illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal initialization of 'extern <name>' illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal use of incomplete type illegal use of type name <name> initializer must be constant insufficient number of arguments to <function> integer expression must be constant interrupt handler <name> cannot have arguments invalid field declarations invalid floating constant</name></function></name></type></type></name></name></id></id></c>
illegal case label illegal character <c> illegal continue statement illegal default label illegal default label illegal expression illegal formal parameter types illegal initialization for <id> illegal initialization for parameter <id> illegal initialization for parameter <id> illegal initialization of 'extern <name>' illegal return type <type> illegal return type <type> illegal statement termination illegal type <type> in switch expression illegal type 'array of <name>' illegal use of incomplete type illegal use of type name <name> initializer must be constant insufficient number of arguments to <function> integer expression must be constant interrupt handler <name> cannot have arguments invalid field declarations invalid floating constant invalid hexadecimal constant</name></function></name></name></type></type></type></name></id></id></id></c>
illegal case labelillegal case labelillegal continue statementillegal continue statementillegal default labelillegal default labelillegal formal parameter typesillegal initialization for <id>illegal initialization for parameter <id>illegal initialization of 'extern <name>'illegal return type <type>illegal statement terminationillegal type <type> in switch expressionillegal use of incomplete typeillegal use of type name <name>initializer must be constantinsufficient number of arguments to <function>integer expression must be constantinterrupt handler <name> cannot have argumentsinvalid floating constantinvalid floating constantinvalid initialization type; found <type> expected</type></name></function></name></type></type></name></id></id>
illegal case labelillegal case labelillegal character <c>illegal continue statementillegal default labelillegal default labelillegal formal parameter typesillegal initialization for <id>illegal initialization for parameter <id>illegal initialization of 'extern <name>'illegal return type <type>illegal statement terminationillegal type <type> in switch expressionillegal use of incomplete typeillegal use of type name <name>'initializer must be constantinsufficient number of arguments to <function>integer expression must be constantinterrupt handler <name> cannot have argumentsinvalid floating constantinvalid floating constantinvalid initialization type; found <type> expected<type></type></type></name></function></name></type></type></name></id></id></c>
illegal case labelillegal case labelillegal character <c>illegal continue statementillegal default labelillegal default labelillegal formal parameter typesillegal initialization for <id>illegal initialization for parameter <id>illegal initialization of 'extern <name>'illegal return type <type>illegal statement terminationillegal type <type> in switch expressionillegal use of incomplete typeillegal use of type name <name>initializer must be constantinsufficient number of arguments to <function>integer expression must be constantinterrupt handler <name> cannot have argumentsinvalid floating constantinvalid floating constantinvalid octal constantinvalid octal constant</name></function></name></type></type></name></id></id></c>
illegal case labelillegal character <c>illegal continue statementillegal default labelillegal default labelillegal formal parameter typesillegal initialization for <id>illegal initialization for parameter <id>illegal initialization of 'extern <name>'illegal return type <type>illegal statement terminationillegal type <type> in switch expressionillegal use of incomplete typeillegal use of type name <name>initializer must be constantinsufficient number of arguments to <function>integer expression must be constantinvalid floating constantinvalid floating constantinvalid floating constantinvalid octal constantinvalid operand of unary &; <id> is declared register</id></function></name></type></type></name></id></id></c>

(C Compiler cont.)

invalid type argument <type> to 'sizeof'</type>
invalid type specification
invalid use of 'typedef'
left operand of -> has incompatible type
left operand of . has incompatible type
Ivalue required
missing <c></c>
missing tag
missing array size
missing identifier
missing label in goto
missing name for parameter to function <name></name>
missing parameter type
missing string constant in asm
missing { in initialization of <name></name>
operand of unary <operator> has illegal type</operator>
operands of <operator> have illegal types <type></type></operator>
and <type></type>
overflow in value for enumeration constant
redeclaration of <name> previously declared at</name>

redeclaration of <name></name>
redefinition of <name> previously defined at <line></line></name>
redefinition of label <name> previously defined at</name>
<ine></ine>
size of <type> exceeds <n> bytes</n></type>
SIZE OF "array of <type>" exceeds <n> bytes</n></type>
syntax error; found
too many arguments to <iunction></iunction>
too many variable references in com string
two orror in argument chames to cfunctions: ctures
is illegal
type error in argument <names <functions:="" found<="" td="" to=""></names>
<type <name="" enormalignment=""> to <name>, round</name></type>
type error
unclosed comment
undeclared identifier <name></name>
undefined label
undefined size for <name></name>
undefined size for field <name></name>
undefined size for parameter <name></name>
undefined static <name></name>
unknown #pragma
unknown size for type <type></type>
unrecognized declaration
unrecognized statement

8.3. Assembler

Error/Warning
'[' addressing mode must end with ']'
) expected
.if/.else/.endif mismatched
<character> expected</character>
EOF encountered before end of macro definition
No preceding global symbol
absolute expression expected
badly formed argument, (without a matching)
branch out of range
cannot add two relocatable items
cannot perform subtract relocation
cannot subtract two relocatable items
cannot use .org in relocatable area
character expected
comma expected
equ statement must have a label
identifier expected, but got character <c></c>
illegal addressing mode
illegal operand
input expected
label must start with an alphabet, '.' or '_'
letter expected but got <c></c>
macro <name> already entered</name>
macro definition cannot be nested
maximum <#> macro arguments exceeded
missing macro argument number
multiple definitions <name></name>
no such mnemonic <name></name>
relocation error
target too far for instruction
too many include files
too many nested .if
undefined mnemonic <word></word>
undefined symbol
unknown operator
unmatched .else
unmatched .endif

8.3.1. Assembler Command Line Errors

Error/Warning
cannot create output file %s\n
Too many include paths

8.4. Linker

Error/Warning
Address <address> already contains a value</address>
can't find address for symbol <symbol></symbol>
can't open file <file></file>
can't open temporary file <file></file>
cannot open library file <file></file>
cannot write to <file></file>
definition of builtin symbol <symbol> ignored</symbol>
ill-formed line <%s> in the listing file
multiple define <name></name>
no space left in section <area/>
redefinition of symbol <symbol></symbol>
undefined symbol <name></name>
unknown output format <format></format>

M8C Instruction Set Reference Table

Program F	Flow Instructions			Flags	Cycles
GALL	CALL addr	Call (relative)	1		11
HALT	1	Halt	•		NA
30h	HALT				
JACC	LACC addr	Jump Accumulator (relative)	1		7
JC	SACC addi	Jump if Carry (relative)			,
Cxh	JC addr	LSB Address Byte (MSN in opcode, x)			5/4
JMP	IMD odds	Jump (relative)			5
INC	JIVIF addi	Jump if No Carry (relative)			5
Dxh	JNC addr	LSB Address Byte (MSN in opcode, x)			5/4
JNZ	DOT - date	Jump if Not Zero (relative)			5/4
BXN IZ	JINZ addr	LSB Address Byte (MSN in opcode, x)		_	5/4
JZ Axh	JZ addr	LSB Address Byte (MSN in opcode, x)	1		5/4
LCALL		Long Call			
7Ch	LCALL addrl	addr MSB	addr LSB		13
ZJMP 7Dh	LJMP addrl	addr MSB	addr LSB	1 1	7
NOP		No Operation	•		
40h	NOP				4
RET 7Fb	RET	Return from Call	1	1 1	8
RETI		Return from Interrupt			v
7Eh	RETI	[10
SSC	1	System Supervisor Call	-		NA
00h	SSC				
Non Destr	uctive Test Instructions				
CMP		Non Destructive Compare			
39h	CMP A,expr	Immediate		c z	5
3Rh	CMP A [X+eyr]	Direct Address		67	7
3Ch	CMP [expr],expr	Direct Address	Immediate	C Z	8
3Dh	CMP [X+expr],expr	Index	Immediate	сz	9
TST	TOT (see a) see a	Test with Mask	Distant	1 - 1	0
47h 48h	TST [X+expr].expr	Direct Address Index	Bit Mask Bit Mask	Z	8
49h	TST REG[expr],expr	Reg Direct Address	Bit Mask	z	8
4Ah	TST REG[X+expr],expr	Reg Index	Bit Mask	z	9
Arithmotic	Instructions			Flores	Cualaa
ADC	, mad dedona	Add with Carry		i iaga	Cycles
09h	ADC A,expr	Immediate		CZ	4
0Ah	ADC A,[expr]	Direct Address		C Z	6
0Bh 0Ch	ADC A, A+expr	Direct Address		C Z	7
0Dh	ADC [X+expr],A	Index		C Z	8
0Eh	ADC [expr],expr	Direct Address	Immediate	C Z	9
ADD	ABO MANAA A	Add without Carry	minodiato	01	10
01h	ADD A,expr	Immediate		CZ	4
02h	ADD A,[expr]	Direct Address		C Z	6
03h 04h	ADD A,[X+expr] ADD [expr].A	Direct Address		C Z C Z	7
05h	ADD [X+expr],A	Index		C Z	8
06h	ADD [expr],expr	Direct Address	Immediate	C Z	9
38h	ADD [X+expr],expr ADD SP.expr	Index	Immediate	C Z C Z	10
SBB		Subtract with Borrow			
19h	SBB A,expr	Immediate			4
1An 1Bh	SBB A,[expr]			C Z	4
1Ch	SBB A.[X+expr]	Index		C Z C Z C Z	6 7
	SBB A,[X+expr] SBB [expr],A	Index Direct Address		C Z C Z C Z C Z	4 6 7 7
1Dh	SBB A,[X+expr] SBB [expr],A SBB [X+expr],A	Direct Address Direct Address Index Direct Address	harmond at a	C Z C Z C Z C Z C Z	4 6 7 7 8
1Dh 1Eh 1Fh	SBB A,[X+expr] SBB [expr],A SBB [X+expr],A SBB [expr],expr SBB [X+expr] expr	Index Direct Address Index Direct Address Index Direct Address Index	Immediate	C Z C Z C Z C Z C Z C Z C Z C Z	4 6 7 7 8 9
1Dh 1Eh 1Fh SUB	SBB A,[X+expr] SBB [expr],A SBB [X+expr],A SBB [expr],expr SBB [X+expr],expr	Direct Address Direct Address Index Direct Address Index Subtract without Borrow	Immediate Immediate	CZ CZ CZ CZ CZ CZ CZ CZ	4 6 7 7 8 9 10
1Dh 1Eh 1Fh SUB 11h	SBB A,[X+expr] SBB [expr],A SBB [x+expr],A SBB [expr],expr SBB [X+expr],expr SBB [X+expr],expr	Direct Address Index Direct Address Index Direct Address Index Subtract without Borrow Immediate	Immediate Immediate	C Z C Z C Z C Z C Z C Z C Z C Z C Z	4 6 7 7 8 9 10
1Dh 1Eh 1Fh SUB 11h 12h 13h	SBB A,[X+expr] SBB [expr],A SBB [X+expf],A SBB [expr],expr SBB [X+expf],expr SUB A,expr SUB A,[expr] SUB A,[expr] SUB A,[expr]	Direct Address Index Direct Address Index Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Direct Address Direct Address Direct Address Direct Direct Address Direct Direc	Immediate Immediate	C Z C Z C Z C Z C Z C Z C Z C Z C Z C Z	4 6 7 8 9 10 4 6 7
1Dh 1Eh 1Fh SUB 11h 12h 13h 14h	SBB A,[X+expr] SBB [expr],A SBB [expr],Axpr SBB [X+expr],expr SUB A,expr SUB A,expr SUB A,[expr] SUB A,[X+expr] SUB A,[X+expr] SUB A,[X+expr] SUB A,[X+expr]	Direct Address Index Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Direct Address Direc	Immediate Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ	4 6 7 8 9 10 4 6 7 7
1Dh 1Eh 1Fh SUB 11h 12h 13h 14h 15h	SBB A_IX+expr] SBB [xx+exp1,A SBB [x+exp1,A SBB [x+exp1,expr SBB [x+exp1,expr SUB A_expr SUB A_expr] SUB A_IX+expr] SUB [x+exp1,A SUB [x+exp1,A SUB [x+exp1,A	Dieta Adultess Index Dieta Adultess Index Dieta Address Index Subtract without Borrow Immediate Dieta Address Index Dieta Address Index Dieta Address Index Dieta Address Index Index Dieta Address Index In	Immediate Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ	4 6 7 8 9 10 4 6 7 7 8 8
1Dh 1Eh 1Fh 5UB 11h 12h 13h 14h 15h 16h 17h	SBB A_[X+expr] SBB [exerpl A SBB [exerpl A SBB [X+expr].expr SBB [X+expr].expr SUB A_expr SUB A_expr] SUB A_expr] SUB A_expr] SUB A_expr] SUB [expr].A SUB [expr].expr SUB [expr].expr	Died Address Index Direct Address Index Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Inde	Immediate Immediate Immediate Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ C	4 6 7 7 8 9 10 4 6 7 7 7 8 9 10
1Dh 1Eh 1Fh 5UB 11h 12h 13h 14h 15h 16h 17h DEC	SBB A,[X+expr] SBB [exp1 A SBB [exp1 A SBB [x+exp1 A SBB [x+exp1 A SBB [x+exp1 A SUB A,[exp1 SUB A,[exp1 SUB A,[exp1 A SUB [x+exp1 A SUB [x+exp1,exp1 SUB [x+exp1,exp1 SUB [x+exp1,exp1	Direct Address Index Direct Address Direct Address Direct Address Index	Immediate Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ C	4 6 7 7 8 9 10 4 6 7 7 7 8 9 9 10
1Dh 1Eh 1Fh 5UB 11h 12h 13h 14h 15h 16h 17h DEC 78h	SBB A,[X+expr] SBB [expl]A SBB [expl]A SBB [expl]A SBB [expl]A SBB [x+expl]A SBB [x+expl]A SIB A aver SIB A Aver SIB A (x-expl A SIB (x-expl]A SIB (x-expl]A S	Dieta Adultess Index Dieta Adultess Index Dieta Address Index Subtract without Borrow Dieta Address Index Inde	Immediate Immediate Immediate Immediate	CZ	4 6 7 7 8 9 10 4 6 7 7 7 8 9 10
1Dh 1Eh 1Fh SUB 11h 12h 13h 14h 15h 16h 17h DEC 78h 79h	SBB A,[X+expr] SBB [expr] A SBB [expr] A SBB [expr] A SBB [expr] A SBB [expr] A SUB A,expr SUB A,expr SUB A,expr] SUB A,expr] SUB A,Expr] SUB A,Expr] SUB A,Expr] SUB A,Expr] SUB [X+exp1] A SUB [X+exp1]	Dietar Address Index Direct Address Index Direct Address Index Direct Address Index Subtract without Borrow Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Direc	Immediate Immediate Immediate Immediate	CZ	4 6 7 7 8 9 10 4 6 7 7 7 8 9 10
1Dh 1Eh 1Fh 8UB 11h 12h 13h 14h 16h 16h 17h DEC 78h 79h 78h	SBB A,[X+expr] SBB [expl] A SBB [expl] A SBB [expl] A SBB [expl] A SBB [expl] A SBB [expl] A SBB [expl] A SUB A, Accor SUB A, Accor	Direct Address Index Direct Address Index Direct Address Index Direct Address Dir	Immediate Immediate Immediate Immediate	CZ	4 6 7 7 8 9 10 4 6 7 7 7 7 7 7 7 7 8 9 10 10
1Dh 1Eh 1Fh 5UB 11h 12h 12h 13h 14h 15h 16h 17h DEC 78h 79h 7Ah 7Bh	SBB A,[X+expr] SBB [expl]A SBB [expl]A SBB [expl]A SBB [x+expl]A SBB [x+expl]A SBB [x+expl]A SIB A Anorr SIB A (x-expl]A SIB [x+expl]A SIB [x+expl	Direct Address Index Direct Address	Immediate Immediate	CZ	4 6 7 7 8 9 10 4 6 7 7 8 9 10 10 4 4 4 4 7 8
1Dh 1Eh 1Fh 5UB 11h 12h 12h 13h 14h 15h 16h 17h 0EC 78h 78h 1NC 74h	SBB A, [X+expr] SBB (avg) A SUB A, expr SUB A, Avgr SUB A, Avgr SUB A, Avgr SUB (avg), A, A, Avgr SUB [Avg), A, Avgr SUB [Avg), Avg SUB [Avg	Direct Address Index Direct Address Dir	Immediate Immedi	CZ	4 6 7 8 9 10 4 4 6 7 7 8 9 10 4 4 4 4 4 4
1Dh 1Eh 1Fh SUB 11h 12h 13h 14h 15h 16h 17h DEC 78h 7Ah 7Bh 7Ah 7Bh 77h 76h 76h	SBB A,[X+expr] SBB [expl] A SBB [Arexpl] A SUB A Axorr SUB A	Direct Address Index Direct Address Index Direct Address Index Direct Address Direct Addres Direct Address Direct Addres Dir	Immediate Immediate Immediate Immediate	CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ CZ C	4 6 7 8 9 9 10 10 6 7 7 7 8 9 9 10 4 4 4 4 7 7 8 8
1Dh 1Eh 1Fh SUB 11h 12h 13h 14h 15h 16h 17h DEC 78h 78h 78h 78h 77h 76h 77h	SBB A,[X+expr] SBB [axp1] A SBB [axp1] A SBB [axp1] A SBB [Avexp1] A SBB [Avexp1] A SBB [Avexp1] A SUB A, Avexp1 SUB A, Avexp1 SUB A, Avexp1 SUB A, Avexp1 SUB A, Avexp1 SUB A, Avexp1 SUB A, Avexp1 DEC A DEC A DEC (Avexp1] INC A INC (Avexp1) INC (Ave	Direct Address Index Direct Address Index Direct Address Direct Address Index Subtract without Borrow Inmediate Direct Address Index In	Immediate Immediate Immediate Immediate Immediate	CZ CZ	4 6 7 8 9 9 10 4 6 7 7 7 8 9 10 4 4 4 4 7 7 8 8
1Dh 1Eh 1Fh 3UB 11h 12h 13h 14h 15h 16h 17h 78h 78h 78h 78h 78h 78h 78h 78h 78h 7	SBB A, [X+expr] SBB [axpl] A SUB A, expr SUB A, Appr SUB A, Appr SUB [axpl] A SUB [axpl] (Axpl] SUB [axpl] (Axpl] DEC A DEC [X+expr] INC [A INC [A INC [X+expr]	Direct Address Index Ind	Immediate Immedi	CZ CZ CZ <	4 6 7 7 8 9 9 10 4 6 6 7 7 8 9 9 10 4 4 4 4 7 7 8 8 9 9 10
1Dh 1Eh 1Fh 5UB 11h 12h 13h 14h 15h 16h 17h 78h 78h 78h 78h 78h 78h 77h 77h 77h 7	SBB A,[X+expr] SBB [expl] A SUB A Acor SUB A Acor SUB A Acor SUB [expl] A SUB [expl] (expl] DEC A DEC A DEC A DEC A DEC (A DEC (A DEC (A DEC (A DEC (Acopt) INC (X INC (X-expt] ASL A	Difect Address Index Difect Address Index Difect Address Index Difect Address Index Difect Address Difect Address Difect Address Difect Address Difect Address Difect Address Index Difect Address Difect Address Index Difect Address Difect Addre	Immediate Immedi	CZ	4 6 7 8 9 10 4 6 7 7 8 9 10 10 4 4 4 7 7 8 8 9 10
1Dh 1Eh 1Fh 5UB 11h 12h 13h 13h 16h 15h 16h 17h 78h 78h 78h 78h 77h 77h 77h 66h 65h	SBB A,[X+expr] SBB [axpl] A SUB A, expr SUB A, Exerpt] SUB A, [X+expr] A SUB [axpl] A	Direct Address Index Direct Address Index Direct Address Direct Ad	Immediate Immediate Immediate Immediate Immediate Immediate Immediate Immediate		4 6 7 8 9 10 4 6 7 7 8 9 9 10 4 4 4 4 7 7 8 8 9 10
1Dh 1Eh 1Fh 1Fh 12h 12h 12h 14h 15h 16h 17h 78h 77h 78h 77h 78h 77h 77h 77h 77h 7	SBB A,[X+expr] SBB [axpl] A SUB A, axpr SUB A, Axpr SUB A, [X+expr] A SUB [axpl] A DEC [A	Direct Address index Direct Address	Immediate Immediate Immediate Immediate Immediate	CZ CZ	4 6 7 7 8 9 10 4 6 7 7 8 9 10 4 4 4 4 7 7 8 9 10 4 4 4 4 7 7 8 9 9 10 10 10 10 10 10 10 10 10 10
1Dh 1Eh 1Fh 3UB 11h 12h 13h 14h 15h 16h 17h 77h 77h 77h 77h 77h 77h 77h 77h 77	SBB A,[X+expr] SBB [expl] A SUB A Accord SUB A Accord SUB [expl] A SUB [expl] (expr] DEC A DEC [expl] DEC [expr] DEC [expr] INC A INC A INC [Kexpr] ASL [expr] ASL [expr] ASL [expr] ASR A	Direct Address Index Adtress Index Adtress Index Adtress Index Adtress Index Adtress Index Atthmetic Shift Left Direct Address Index Atthmetic Shift Right	Immediate Immediate Immediate Immediate Immediate	CZ	4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 4 4 4 4 4 4 4 4 7 7 8 8 4 4 4 4 4 4 4 4
1Dh 1Eh 1Fh 1Fh 12h 12h 12h 12h 12h 12h 12h 12h 12h 12	SBB A,[X+expr] SBB (axpl, A) SUB A, Appr SUB A, Appr SUB (axpl, A) SUB (axpl, Axpr) SUB (axpl, Axpr) SUB (axpl, Axpr) DEC A DEC A DEC (axpl) INC A INC (axpl) INC (A INC (A ASL (A ASL (Axpl) ASL (A ASL (Axpl) ASL (Axpl)	Driect Address Index Ind	Immediate Immediate Immediate Immediate Immediate Immediate Immediate	CZ	4 6 7 7 8 9 10 4 6 7 7 8 9 9 10 4 4 6 7 7 8 9 9 10 4 4 4 7 7 8 9 9 9 9 9 9 9 9 9 9 9 9 9

| Movement I | nstructions | |
 | Flags

 | Cycles | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
|---|---|--
--
--
--
--
--
--
--
--
--
--
--
--|--|--|---|--|---|---|--|--
--|--|--|---|--|---|---|--|--|---|---|---
--|--|---|--|--|--|---
--|--|---|--|--|--|--|---|---|---|--
--|--|--|---|---|---|---|--
--|---|--|--|---|--|---|---|--|--
---|--|--
---|--|--|--|---|--|--|---|---|---
--|---|---|--|--|---|---|--|---|--|---|---
--|--|--|---|---|--|--
--|---|---|---|--|--|--|---|--|---
---|--|--|---|---|--
---|--|--|--|---|---|---
--|--|--|---|
| INDEX | INDEX - day | Table Read (relative) | 1
 | 1

 | 40 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Exn
MOV | INDEX addr | LSB Address Byte (MSN In opcode, x) |
 | z

 | 13 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 4Fh | MOV X.SP | MOAB |
 | 1

 | 4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 50h | MOV A,expr | Immediate |
 | z

 | 4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 51h | MOV A,[expr] | Direct Address |
 | Z

 | 5 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 52h | MOV A,[X+expr] | Index |
 | z

 | 6 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 53h | MOV [expr],A | Direct Address |
 |

 | 5 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 55h | MOV [A+expr],A | Direct Address | Immediate
 |

 | 8 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 56h | MOV (X+expr).expr | Index | Immediate
 |

 | 9 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 57h | MOV X,expr | Immediate |
 |

 | 4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 58h | MOV X,[expr] | Direct Address |
 |

 | 6 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 59h | MOV X,[X+expr] | Index |
 |

 | 7 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 5An
5Bh | MOV (expr),X | Direct Address |
 | 7

 | 5
4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 5Ch | MOV X A | |
 |

 | 4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 5Dh | MOV A,REG[expr] | Reg Direct Address |
 | z

 | 6 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 5Eh | MOV A, REG[X+expr] | Reg Index |
 | z

 | 7 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 5Fh | MOV [expr],[expr] | Direct Address | Direct Address
 | _

 | 10 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 60h | MOV REG[expr],A | Reg Direct Address
Reg Index |
 |

 | 5 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 62h | MOV REGievori evor | Reg Direct Address | Immediate
 |

 | 8 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 63h | MOV REG[X+expr],expr | Reg Index | Immediate
 |

 | 9 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| MVI | | Move Indirect, Post Increment to Memory | v .
 |

 | | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 3Eh | MVI A,[expr] | Direct Address (Page 0) |
 | z

 | 10 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 3Fh | MVI [expr],A | Direct Address (Page 0) |
 | <u> </u>

 | 10 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| POP | DOD A | Pop Stack into Register |
 | 1 .

 | 5 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 20h | POP X | |
 | 4

 | 5 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| PUSH | | Push Register onto Stack |
 |

 | | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 08h | PUSH A | |
 |

 | 4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 10h | PUSH X | |
 |

 | 4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| ROMX 28i | ROMX | Table Read |
 | 7

 | 11 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| SWAP | T TO MAX | Swan |
 | -

 | | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 4Bh | SWAP A.X | ondp |
 | z

 | 5 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 4Ch | SWAP A,[expr] | Direct Address |
 | z

 | 7 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 4Dh | SWAP X,[expr] | Direct Address |
 | z

 | 7 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| 4En | SWAP A, SP | |
 | 7

 | 5 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| | | |
 | -

 | | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst | ructions | | -
 | Flags

 | Cycles | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst | ructions | Bitwise AND | •
 | Flags

 | Cycles | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h | AND A,expr | Bitwise AND
Immediate |
 | Flags

 | Cycles | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h | AND A,expr
AND A,[expr] | Bitwise AND
Immediate
Direct Address |
 | Flags

 | Cycles | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h
23h
24h | AND A,expr
AND A,[expr
AND A,[x+expr]
AND A,[X+expr] | Bitwise AND
Immediate
Direct Address
Index
Direct Address |
 | Flags
Z
Z
Z

 | Cycles
4
6
7
7 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h | AND A,expr
AND A,[expr]
AND A,[X+expr]
AND [expr],A
AND [x+expr],A
AND [x+expr],A | Bitwise AND
Immediate
Direct Address
Index
Direct Address
Index
Index |
 | Flags
Z
Z
Z
Z
Z
Z

 | Cycles 4 6 7 7 8 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h | AND A.expr
AND A.[expr]
AND A.[expr]
AND [Expr].A
AND [expr].A
AND [expr].A
AND [expr].expr | Bitwise AND
Immediate
Direct Address
Index
Direct Address
Index
Direct Address
Direct Address | Immediate
 | Flags

 | Cycles
4
6
7
7
8
9
40 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41b | AND A,expr
AND A,lexpr
AND A,lexpr
AND [axpr]
AND [axpr],A
AND [axpr],A
AND [axpr],A
AND [axpr],expr
AND [X+expr],expr
AND [X+expr],expr | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Ban Direct Address Index | Immediate
Immediate
 | Flags

 | Cycles
4
6
7
7
8
9
10
9 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42b | AND A.expr
AND A.fexpr
AND A.fexpr
AND [expr]
AND [expr],A
AND [expr],apr
AND [expr],expr
AND [X=expr],expr
AND REG[expr],expr
AND REG[expr],expr | Bitwise AND Immediate Direct Address Index | Immediate
Immediate
Immediate | Flags
Z
Z
Z
Z
Z
Z
Z
Z
Z
Z

 | Cycles
4
6
7
7
8
9
10
9
10 | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h | AND A.expr
AND A.lexpr
AND A.lexpr
AND A.lX+expr
AND [expr]A
AND [X+expr]A
AND [X+expr]A
AND [X+expr].expr
AND REG[X+expr].expr
AND REG[X+expr].expr
AND F.cspr | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Reg Direct Address Reg Index Immediate | Immediate
Immediate
Immediate
Immediate
 | Flags
2
2
2
2
2
2
2
2
2
2
2
2
2

 | Cycles
4
6
7
7
8
9
10
9
10
4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Insi
AND
21h
22h
22h
22h
22h
25h
26h
27h
41h
42h
70h
OR | ructions
AND A.expr
AND A.lexpr
AND A.lexpr
AND Expr
AND Expc
AND Expc
AND Expc
AND Expc
AND F.expc
AND F.expc
AND F.expc
AND F.expc
AND F.expc
AND F.expc | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Reg Direct Address Reg Index Bitwise OR Bitwise OR | Immediate
Immediate
Immediate
Immediate
 | Flags
2
2
2
2
2
2
2
2
2
2
2
2
2

 | Cycles
4
6
7
7
8
9
10
9
10
4 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Insi
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
OR
29h | AND A expr
AND A (expr
AND A (expr)
AND (expr) | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Reg Direct Address Reg Direct Address Reg Index Immediate Bitwise OR Immediate | Immediate
Immediate
Immediate
Immediate
 | Flags 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

 | Cycles
4
6
7
7
8
9
10
9
10
4
4
4
6
6
7
7
8
9
10
9
10
0
4
6
6
7
7
8
9
10
10
10
10
10
10
10
10
10
10 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | |
 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
OR
29h
2Ah
28h | AND A.expr AND A.lexpr AND A.lexpr AND A.lexpr AND A.lexpr AND A.lexpr AND A.lexpr AND Expr AND F.expr OR A.expr OR A.lexpr | Bitwise AND Immediate Direct Address Index Direct Address Index Reg Direct Address Index Index Reg Direct Address Index Bitwise OR Bitwise OR Direct Address Index Direct Address Index Immediate Imm | Immediate
Immediate
Immediate
Immediate | Z Flags Z <td>Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 4 6 7 7 7 8 7 8 9 10 9 10 9 10 7 10 9 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>

 | Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 4 6 7 7 7 8 7 8 9 10 9 10 9 10 7 10 9 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
0R
29h
2Ah
2Ah
2Ah
2Ah
2Ah
2Ah | AND A expr AND A expr AND A lever] AND A lever] AND [xexpr] OR A axor OR A axor OR A lever] OR [xexp1] | Bitwise AND Immediate Direct Address Direct Address Direct Address Index Direct Address Reg Direct Address Reg Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Direct Address Index Direct Address Direct Addres Direct Address Direct Addres | Immediate
Immediate
Immediate
Immediate | z

 | Cycles 4 6 7 7 8 9 10 9 10 4 6 7 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
70h
0R
29h
2Ah
28h
22h
20h
22h
20h
22h | AND A.expr AND A.jexpr] AND A.jexpr] AND A.jexpr] AND A.jexpr] AND Factority OR A.expr OR A.forant OR A.forant OR A.forant OR A.forant OR R.jcAcourt OR Reprint | Bitwise AND Immediate Direct Address Index Direct Address Index Modex Direct Address Index Index Index Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Immediate Direct Address Index Ind | Immediate
Immediate
Immediate
Immediate | Z Flags Z

 | Cycles 4 6 7 7 8 9 10 4 1 4 6 7 4 6 7 7 8 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
22h
22h
22h
22h
26h
27h
41h
42h
70h
70h
70h
28h
28h
28h
28h
28h
28h
28h
28h
28h
28 | AND A expr AND A fexorl AND A fexorl AND A fexorl AND [xexpr] OR A logsr1 OR A logsr1 OR [axpr] | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Index Reg Direct Address Index Direct Address Immediate Direct Address Index Index Direct Address Index Index Direct Address Index | Immediate
Immediate
Immediate
Immediate | Z Flags Z <tr tta=""> <td>Cycles
4
6
7
7
8
9
9
10
9
10
4
4
6
7
7
7
8
9
9
10
4
4
6
7
7
8
9
9
10
4
4
6
7
7
8
9
9
10
4
8
9
9
10
10
4
10
10
10
10
10
10
10
10
10
10</td></tr> <tr><td>Logical Inst
AND
21h
22h
22h
22h
22h
22h
26h
27h
42h
42h
70h
0R
29h
2Ah
22h
22h
22h
22h
22h
22h
22h
22h
22</td><td>AND A expr AND A expr AND A lengt1 AND A lengt1 AND [X-expr] OR A expr OR A (expr] OR [X-expr] OR [X-expr]</td><td>Bitwise AND Immediate Direct Address Index Index Index Index Index Index Index Index Rep Direct Address Index Rep Direct Address Immediate Bitwise OR Immediate Direct Address Index Immediate Direct Address Index Rep Direct Address Index Ind</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Z Flags Z Z Z Z Z Z
 Z Z Z <</td><td>Cycles
4
6
7
7
8
9
10
9
10
4
4
6
7
7
8
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
10
10
10
10
10
10
10
10
10</td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
26h
27h
26h
27h
28h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20</td><td>AND A expr AND A (sepr) AND A (sepr) AND A (sepr) AND A (sepr) AND (sepr) OR (sepr) <td>Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Reg Direct Addres Reg Direct Reg Direct Addres Reg Direct Reg Dir</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Flags Flags Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z</td><td>Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 9 10 10 9 10 10 9 10 10 9 10 1 1 1 1</td></td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
0R
28h
22h
22h
22h
22h
22h
22h
22h
22h
22h</td><td>AND A.expr AND A.expr AND A.lexpl AND A.lexpl AND A.lexpl AND Execut. AND Execu</td><td>Bitwise AND Direct Address Index Address Index Address Index Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Reg Direct Address Reg Index Inmediate</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Z Z</td><td>Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 10 4 4 6 7 7 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
23h
23h
23h
23h
23h
23h
23h
23</td><td>AND A expr AND A lassrl AND A lassrl AND A lassrl AND B (Arstpr] AND Bregits AND Stepping And Steping<td>Bitwise AND Immediate Direct Address Index Index Direct Address Index In</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Z Flags Z Z</td><td>Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8</td></td></tr> <tr><td>Logical Inst
AND
22h
22h
22h
22h
25h
26h
27h
27h
27h
27h
27h
27h
27h
27h
27h
27</td><td>AND A.expr AND A.expr AND A.fexorl AND A.fexorl AND Steppil,A AND [xexpr],expr AND [Xexpr],expr</td><td>Birvise AND Birvise AND Direct Address Direct Address Direct Address Direct Address Index Reg Direct Address Reg Direct Address Reg Index Immediate Birvise OR Immediate Direct Address Index Even Dorect Address Direct Address Direct</td><td>Immediate Immediate Immedi</td><td>Z Z</td><td>Cycles 4 6 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 10 4 4 6 6 6 7 7 8 8 9 10 10 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6</td></tr> <tr><td>Logical Inst
AND
22h
22h
22h
22h
22h
22h
22h
22h
22h
22</td><td>AND A expr AND A expr AND A lever/l AND A lever/l AND [xeexpr] OR A expr OR [axpr] expr OR [axpr] XCP [axpr] XCP [axpr]</td><td>Bitwise AND Immediate Direct Address Index Index Index Index Index Index Index Reg Direct Address Immediate Bitwise OR Immediate Index Ind</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Z Z</td><td>Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 4 4 6 6 7 1 10 9 10 4 6 7 7 8 9 10 7 7 8 9 10 10 4 6 7 7 8 9 10 10 4 6 7 7 8 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
42h
42h
42h
42h
42h
42h
42h
42h
42</td><td>AND A expr
AND A (expr)
AND A (expr)
AND A (expr)
AND X (expr)
AND (X (expr)</td><td>Bitwise AND Immediate Direct Address Index Direct Address Index Mediate Direct Address Index Index Index Index Index Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Direct Address Dire</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Z Z</td><td>Cycles 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 6 7 7 7 8 9 10 6 7 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 8 9 10 7 7 8 9 10 7 8 9 10 7 8 9 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical
Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
20h
29h
20h
29h
20h
29h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20</td><td>AND A.exp/ AND A.exp/ AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl, appl AND X.expl, appl, appl AND R.EG(X.expl, appl, appl XOR A.axpr XOR A.axpr XOR A.axpr XOR A.gent XOR A.gent</td><td>Bitwise AND Inmediate Direct Address Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Immediate Direct Address Index Direct Address Index Index Direct Address Index Bitwise OR Index Index Bitwise XOR Index Reg Direct Address Index Reg Direct Address Index Index Bitwise XOR Index Bitwise XOR Intert Address Index Direct Address Index Direct Address Index Intert Address Index Direct Address Index Intert Address Index Direct Address Intert Address Inter Addres</td><td>Immediate Immediate Immedi</td><td>Z Z</td><td>Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 4 6 7 7 8 9 10 9 10 4 4 4 6 7 7 8 9 10 9 10 10 4 6 7 7 8 8 9 1 10 9 10 10 6 6 7 7 8 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
25h
25h
27h
27h
27h
27h
27h
27h
27h
27h
28h
27h
28h
22h
22h
22h
22h
22h
22h
22h
22h
22</td><td>AND A expr AND A largerl AND A largerl AND A largerl AND Execution AND REGENERATION AND REGNERATION AND R</td><td>Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Interdate Direct Address Index Inde</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Flags 7 2 2 2 3</td><td>Cycles 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
26h
27h
41h
42h
26h
27h
41h
42h
28h
28h
28h
28h
28h
28h
28h
28h
28h
2</td><td>AND A.expr AND A.expr AND A.fexorl AND A.fexorl AND Expr], A. AND F. <t< td=""><td>Bitwise AND Bitwise AND Direct Address Index Bitwise Address Index Bitwise OR Bitwise Address B</td><td>Immediate Immediate Immedi</td><td>Flags Z </td><td>Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1</td></t<></td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
22h
23h
22h
22h
22h
22h
22h
22h
22h
22</td><td>AND A expr AND A expr AND A lever) AND A lever) AND [sever) OR A expr OR A expr OR A expr OR Recipies OR Recipies AND [Sever] OR Recipies AND [Sever] OR Recipies OR Recipies AND Recipies AND Recipies AND Recipies AND Recipies OR A expr] AND Recipies AND Recipies</td><td>Bitwise AND Immediate Direct Address Direct Address Direct Address Direct Address Index Reg Direct Address Index Reg Direct Address Immediate Bitwise OR Immediate Direct Address Index Index Bitwise XOR Index Bitwise XOR Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Immediate Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Reg Direct Reg</td><td>Immediate Immediate Immedi</td><td>Flags Z<td>Cycles 4 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 10 4 4 6 7 7 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10</td></td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
42h
26h
27h
42h
70h
28h
22h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
29h
20h
29h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20</td><td>AND A.expr AND A.expr AND A.fexch AND A.fexch AND Streppl.A AND Streppl.A</td><td>Bitwise AND Immediate Direct Address Index Direct Address Index Index Direct Address Index Index Index Index Index Index Direct Address Index Immediate Immediate Direct Address Index Immediate Index Immediate Index Inde</td><td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td><td>Flags 2 2 2 3</td><td>Cycles 4 6 7 7 9 9 10 9 10 4 4 6 7 7 7 7 7 8 9 10 10 4 6 7 7 8 9 10 10 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical Inst
AND
21h
22h
22h
23h
22h
22h
27h
42h
27h
42h
77h
0
R
0
R
22h
22h
22h
22h
22h
22h
22h
22h
22h
2</td><td>AND A.exp/ AND A.exp/ AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl, and X.exp</td><td>Bitwise AND Immediate Direct Address Direct Address Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Bitwise XOR Index Bitwise XOR Bitwise XOR Direct Address Index Complement Accumulator Complement Accumulator</td><td>Immediate Immediate Immedi</td><td>Flags Z
 Z Z Z Z Z Z Z Z Z Z Z Z Z<td>Cycles 4 6 7 7 7 9 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 1 10 10 10 10 10 10 10 10 10 10 10 10 1</td></td></tr> <tr><td>Logical Inst
AND
21h
22h
22h
22h
22h
22h
22h
22h
22h
22h</td><td>AND A expr AND A expr AND A lengt1 AND A lengt1 AND Execution AND Feast A</td><td>Bitwise AND Immediate Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Index Bitwise XOR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Direct Address Index Conserved Reg Direct Address Index Conserved Reg Direct Address Index Direct Address Index Conserved Conserved Reg Direct Address Index I</td><td>Immediate Immediate Immedi</td><td>Fags 7 2 2 2 3</td><td>Cycles 4 4 6 7 7 8 9 9 10 10 9 1 4 4 6 6 7 7 7 8 9 9 10 0 9 10 4 4 6 6 7 7 7 8 9 9 10 0 9 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 6 6 7 7 7 8 9 9 1 1 1 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical Inst
AND
24h
22h
22h
22h
22h
22h
22h
22h
22h
22h</td><td>AND A.expr AND A.expr AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl AND REGIX-expl AND REGIX-expl</td><td>Bitwise AND Direct Address Index Bitwise AND Direct Address Index Bitwise OR Bitwise Address Bitwise Bitwise Address Bitwise Bitwise Address Bitwise Bitwise Address Bitwise Bitwi</td><td>Immediate Immediate Immedi</td><td>Flags Flags 2 2 2 <td>Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 9 10 4 4 6 6 7 7 8 9 9 10 4 4 6 6 9 9 10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4</td></td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
22h
24h
22h
22h
22h
22h
22h
22h
22</td><td>AND A expr AND A fersori AND A fersori AND A level AND Exterport OR A actor OR A exterport OR A exterport OR A exterport OR Exterport OR Exterport AND Exterport OR Exterport AND Exterport OR Exterport AND Exterport</td><td>Bitwise AND Immediate Direct Address Index Index Index Index Index Reg Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index Index</td><td>Immediate Immediate Immedi</td><td>Flags Z<td>Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 1 1 1 1 4 6 7 7 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></td></tr> <tr><td>Logical Inst
AND
21h
22h
23h
24h
25h
25h
26h
27h
41h
42h
77h
28h
28h
28h
28h
28h
28h
28h
28h
28h
28</td><td>AND A expr
AND A expr
AND A fescrit
AND A fescrit
AND fescrit
AND</td><td>Birvise AND Birvise AND Birvise AND Direct Address Index Direct Address Index Reg Direct Address Reg Direct Address Immediate Direct Address Index Birvise OR Immediate Direct Address Index Birvise OR Birvise O</td><td>Immediate Immediate Immedi</td><td>Flags 2 2 2 3</td><td>Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 1 1 4 4 6 7 7 7 8 9 10 1 1 4 4 6 7 7 7 8 9 10 1 4 4 4 7 7 8 8 1 4 4 7 7 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> <tr><td>Logical Inst
AND
21h
22h
22h
22h
22h
22h
27h
42h
77h
0
R
22h
22h
22h
22h
22h
22h
22h
22h
22h
2</td><td>AND A expr
AND A expr
AND A lessoft
AND A lessoft
AND Expr
AND Exp</td><td>Bitwise AND Immediate Direct Address Direct Address Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Bitwise XOR Index Bitwise XOR Bitwise XOR Bitwise XOR Direct Address Index Corperent Address Index Corperent Address Index Complement Accumulator Complement Accumulator Direct Address Index Immediate Direct Address Index Immediate Direct Address Complement Accumulator Complement Accumulator Direct Address Index Immediate Direct Address Reg Index Immediate Reg Direct Address Index Complement Accumulator Reg Index Immediate Reg Index Immediate Reg Index Immediate Reg Index Immediate Reg Index Reg</td><td>Immediate Immediate Immedi</td><td>Flags Z<td>Cycles 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></td></tr> <tr><td>Logical Inst
AND
21h
22h
22h
22h
22h
22h
22h
22h
22h
22h</td><td>AND A expr AND A expr AND A lever/l AND A lever/l AND Execution AND Feedineer AND Execution OR A execution OR A execution OR A Execution OR Edition AND RECEDiter <</td><td>Bitwise AND Immediate Direct Address Imdex Reg Direct Address Imdex Reg Direct Address Imdex Reg Direct Address Immediate Immediate Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Reg Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Immediate Bitwise XOR Immediate Direct Address Index Complement Accumulator Complement Address Index Immediate Complement Address Index Immediate Immediate Direct Address Index Inde</td><td>Immediate Immediate Immedi</td><td>Fags Z</td><td>Cycles 4 4 6 7 7 9 9 10 1 4 4 6 7 7 8 9 9 10 1 4 4 6 7 7 7 8 9
10 1 4 4 6 1 4 6 1 7 7 7 8 9 1 1 1 4 6 1 4 6 1 7 7 7 8 9 1 1 1 4 6 1 4 6 1 4 6 1 4 6 1 4 6 1 4 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td></tr> | Cycles
4
6
7
7
8
9
9
10
9
10
4
4
6
7
7
7
8
9
9
10
4
4
6
7
7
8
9
9
10
4
4
6
7
7
8
9
9
10
4
8
9
9
10
10
4
10
10
10
10
10
10
10
10
10
10 | Logical Inst
AND
21h
22h
22h
22h
22h
22h
26h
27h
42h
42h
70h
0R
29h
2Ah
22h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A expr AND A lengt1 AND A lengt1 AND [X-expr] OR A expr OR A (expr] OR [X-expr] OR [X-expr] | Bitwise AND Immediate Direct Address Index Index Index Index Index Index Index Index Rep Direct Address Index Rep Direct Address Immediate Bitwise OR Immediate Direct Address Index Immediate Direct Address Index Rep Direct Address Index Ind | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z Flags Z Z Z < | Cycles
4
6
7
7
8
9
10
9
10
4
4
6
7
7
8
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
10
10
10
10
10
10
10
10
10 | Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
26h
27h
26h
27h
28h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20 | AND A expr AND A (sepr) AND A (sepr) AND A (sepr) AND A (sepr) AND (sepr) OR (sepr) <td>Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Reg Direct Addres Reg Direct Reg Direct Addres Reg Direct Reg Dir</td> <td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td> <td>Flags Flags Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z</td> <td>Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 9 10 10 9 10 10 9 10 10 9 10 1 1 1 1</td> | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Reg Direct Addres Reg Direct Reg Direct Addres Reg Direct Reg Dir | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Flags Flags Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z | Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 9 10 10 9 10 10 9 10 10 9 10 1 1 1 1 | Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
0R
28h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A.expr AND A.expr AND A.lexpl AND A.lexpl AND A.lexpl AND Execut. AND Execu | Bitwise AND Direct Address Index Address Index Address Index Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Reg Direct Address Reg Index Inmediate | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z Z | Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 10 4 4 6 7 7 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
23h
23h
23h
23h
23h
23h
23h
23h
23 | AND A expr AND A lassrl AND A lassrl AND A lassrl AND B (Arstpr] AND Bregits AND Stepping And Steping <td>Bitwise AND Immediate Direct Address Index Index Direct Address Index In</td> <td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td> <td>Z Flags Z Z</td> <td>Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8</td> | Bitwise AND Immediate Direct Address Index Index Direct Address Index In | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z Flags Z Z | Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 | Logical Inst
AND
22h
22h
22h
22h
25h
26h
27h
27h
27h
27h
27h
27h
27h
27h
27h
27 | AND A.expr AND A.expr AND A.fexorl AND A.fexorl AND Steppil,A AND [xexpr],expr AND [Xexpr],expr | Birvise AND Birvise AND Direct Address Direct Address Direct Address Direct Address Index Reg Direct Address Reg Direct Address Reg Index Immediate Birvise OR Immediate Direct Address Index Even Dorect Address Direct | Immediate Immedi | Z Z | Cycles 4 6 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 10 4 4 6 6 6 7 7 8 8 9 10 10 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 | Logical Inst
AND
22h
22h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A
expr AND A lever/l AND A lever/l AND [xeexpr] OR A expr OR [axpr] expr OR [axpr] XCP [axpr] XCP [axpr] | Bitwise AND Immediate Direct Address Index Index Index Index Index Index Index Reg Direct Address Immediate Bitwise OR Immediate Index Ind | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z Z | Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 4 4 6 6 7 1 10 9 10 4 6 7 7 8 9 10 7 7 8 9 10 10 4 6 7 7 8 9 10 10 4 6 7 7 8 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
42h
42h
42h
42h
42h
42h
42h
42h
42 | AND A expr
AND A (expr)
AND A (expr)
AND A (expr)
AND X (expr)
AND (X (expr) | Bitwise AND Immediate Direct Address Index Direct Address Index Mediate Direct Address Index Index Index Index Index Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Direct Address Dire | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z Z | Cycles 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 6 7 7 7 8 9 10 6 7 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 8 9 10 7 7 8 9 10 7 8 9 10 7 8 9 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
20h
29h
20h
29h
20h
29h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20 | AND A.exp/ AND A.exp/ AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl, appl AND X.expl, appl, appl AND R.EG(X.expl, appl, appl XOR A.axpr XOR A.axpr XOR A.axpr XOR A.gent XOR A.gent | Bitwise AND Inmediate Direct Address Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Immediate Direct Address Index Direct Address Index Index Direct Address Index Bitwise OR Index Index Bitwise XOR Index Reg Direct Address Index Reg Direct Address Index Index Bitwise XOR Index Bitwise XOR Intert Address Index Direct Address Index Direct Address Index Intert Address Index Direct Address Index Intert Address Index Direct Address Intert Address Inter Addres | Immediate Immedi | Z Z | Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 4 6 7 7 8 9 10 9 10 4 4 4 6 7 7 8 9 10 9 10 10 4 6 7 7 8 8 9 1 10 9 10 10 6 6 7 7 8 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
23h
24h
25h
25h
27h
27h
27h
27h
27h
27h
27h
27h
28h
27h
28h
22h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A largerl AND A largerl AND A largerl AND Execution AND REGENERATION AND REGNERATION AND R | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Interdate Direct Address Index Inde | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Flags 7 2 2 2 3 | Cycles 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
26h
27h
41h
42h
26h
27h
41h
42h
28h
28h
28h
28h
28h
28h
28h
28h
28h
2 | AND A.expr AND A.expr AND A.fexorl AND A.fexorl AND Expr], A. AND F. AND F. <t< td=""><td>Bitwise AND Bitwise AND Direct Address Index Bitwise Address Index Bitwise OR Bitwise Address B</td><td>Immediate Immediate Immedi</td><td>Flags Z </td><td>Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1</td></t<> | Bitwise AND Bitwise AND Direct Address Index Bitwise Address Index Bitwise OR Bitwise Address B | Immediate Immedi | Flags Z | Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
23h
24h
22h
23h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A expr AND A lever) AND A lever) AND [sever) OR A expr OR A expr OR A expr OR Recipies OR Recipies AND [Sever] OR Recipies AND [Sever] OR Recipies OR Recipies AND Recipies AND Recipies AND Recipies AND Recipies OR A expr] AND Recipies AND Recipies | Bitwise AND Immediate Direct Address Direct Address Direct Address Direct Address Index Reg Direct Address Index Reg Direct Address Immediate Bitwise OR Immediate Direct Address Index Index Bitwise XOR Index Bitwise XOR Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Immediate Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Reg Direct Reg | Immediate Immedi | Flags Z
Z Z Z Z Z Z Z Z Z Z <td>Cycles 4 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 10 4 4 6 7 7 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10</td> | Cycles 4 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 10 4 4 6 7 7 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10 | Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
42h
26h
27h
42h
70h
28h
22h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
29h
20h
29h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20 | AND A.expr AND A.expr AND A.fexch AND A.fexch AND Streppl.A AND Streppl.A | Bitwise AND Immediate Direct Address Index Direct Address Index Index Direct Address Index Index Index Index Index Index Direct Address Index Immediate Immediate Direct Address Index Immediate Index Immediate Index Inde | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Flags 2 2 2 3 | Cycles 4 6 7 7 9 9 10 9 10 4 4 6 7 7 7 7 7 8 9 10 10 4 6 7 7 8 9 10 10 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
22h
23h
22h
22h
27h
42h
27h
42h
77h
0
R
0
R
22h
22h
22h
22h
22h
22h
22h
22h
22h
2 | AND A.exp/ AND A.exp/ AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl, and X.exp | Bitwise AND Immediate Direct Address Direct Address Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Bitwise XOR Index Bitwise XOR Bitwise XOR Direct Address Index Complement Accumulator Complement Accumulator | Immediate Immedi | Flags Z <td>Cycles 4 6 7 7 7 9 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 1 10 10 10 10 10 10 10 10 10 10 10 10 1</td> | Cycles 4 6 7 7 7 9 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 1 10 10 10 10 10 10 10 10 10 10 10 10 1 | Logical Inst
AND
21h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A expr AND A expr AND A lengt1 AND A lengt1 AND Execution AND Feast A | Bitwise AND Immediate Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Index Bitwise XOR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Direct Address Index Conserved Reg Direct Address Index Conserved Reg Direct Address Index Direct Address Index Conserved Conserved Reg Direct Address Index I | Immediate Immedi | Fags 7 2 2 2 3 | Cycles 4 4 6 7 7 8 9 9 10 10 9 1 4 4 6 6 7 7 7 8 9 9 10 0 9 10 4 4 6 6 7 7 7 8 9 9 10 0 9 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 6 6 7 7 7 8 9 9 1 1 1 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
24h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A.expr AND A.expr AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl AND REGIX-expl AND REGIX-expl | Bitwise AND Direct Address Index Bitwise AND Direct Address Index Bitwise OR Bitwise Address Bitwise Bitwise Address Bitwise Bitwise Address Bitwise Bitwise Address Bitwise Bitwi | Immediate Immedi | Flags Flags 2 2 2 <td>Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 9 10 4 4 6 6 7 7 8 9 9 10 4 4 6 6 9 9 10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4</td> | Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 9 10 4 4 6 6 7 7 8 9 9 10 4 4 6 6 9 9 10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 | Logical Inst
AND
21h
22h
23h
24h
22h
24h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A fersori AND A fersori AND A level AND Exterport OR A actor OR A exterport OR A exterport OR A exterport OR Exterport OR Exterport AND Exterport OR Exterport AND Exterport OR Exterport AND Exterport | Bitwise AND Immediate Direct Address Index Index Index Index Index Reg Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index | Immediate Immedi | Flags Z <td>Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 1 1 1 1 4 6 7 7 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td> | Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 1 1 1 1 4 6 7 7 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
23h
24h
25h
25h
26h
27h
41h
42h
77h
28h
28h
28h
28h
28h
28h
28h
28h
28h
28 | AND A expr
AND A expr
AND A fescrit
AND A fescrit
AND | Birvise AND Birvise AND Birvise AND Direct Address Index Direct Address Index Reg Direct Address Reg Direct Address Immediate Direct Address Index Birvise OR Immediate Direct Address Index Birvise OR Birvise O | Immediate Immedi | Flags 2 2 2 3 | Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 1 1 4 4 6 7 7 7 8 9 10 1 1 4 4 6 7 7 7 8 9 10 1 4 4 4 7 7 8 8 1 4 4 7 7 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
22h
22h
22h
22h
27h
42h
77h
0
R
22h
22h
22h
22h
22h
22h
22h
22h
22h
2 | AND A expr
AND A expr
AND A lessoft
AND A lessoft
AND Expr
AND Exp | Bitwise AND
Immediate Direct Address Direct Address Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Bitwise XOR Index Bitwise XOR Bitwise XOR Bitwise XOR Direct Address Index Corperent Address Index Corperent Address Index Complement Accumulator Complement Accumulator Direct Address Index Immediate Direct Address Index Immediate Direct Address Complement Accumulator Complement Accumulator Direct Address Index Immediate Direct Address Reg Index Immediate Reg Direct Address Index Complement Accumulator Reg Index Immediate Reg Index Immediate Reg Index Immediate Reg Index Immediate Reg Index Reg | Immediate Immedi | Flags Z <td>Cycles 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td> | Cycles 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | Logical Inst
AND
21h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A expr AND A expr AND A lever/l AND A lever/l AND Execution AND Feedineer AND Execution OR A execution OR A execution OR A Execution OR Edition AND RECEDiter < | Bitwise AND Immediate Direct Address Imdex Reg Direct Address Imdex Reg Direct Address Imdex Reg Direct Address Immediate Immediate Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Reg Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Immediate Bitwise XOR Immediate Direct Address Index Complement Accumulator Complement Address Index Immediate Complement Address Index Immediate Immediate Direct Address Index Inde | Immediate Immedi | Fags Z | Cycles 4 4 6 7 7 9 9 10 1 4 4 6 7 7 8 9 9 10 1 4 4 6 7 7 7 8 9 10 1 4 4 6 1 4 6 1 7 7 7 8 9 1 1 1 4 6 1 4 6 1 7 7 7 8 9 1 1 1 4 6 1 4 6 1 4 6 1 4 6 1 4 6 1 4 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| Cycles
4
6
7
7
8
9
9
10
9
10
4
4
6
7
7
7
8
9
9
10
4
4
6
7
7
8
9
9
10
4
4
6
7
7
8
9
9
10
4
8
9
9
10
10
4
10
10
10
10
10
10
10
10
10
10 | | |
 |

 | | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | |
| Logical Inst
AND
21h
22h
22h
22h
22h
22h
26h
27h
42h
42h
70h
0R
29h
2Ah
22h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A expr AND A lengt1 AND A lengt1 AND [X-expr] OR A expr OR A (expr] OR [X-expr] | Bitwise AND Immediate Direct Address Index Index Index Index Index Index Index Index Rep Direct Address Index Rep Direct Address Immediate Bitwise OR Immediate Direct Address Index Immediate Direct Address Index Rep Direct Address Index Ind | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z Flags Z Z Z <

 | Cycles
4
6
7
7
8
9
10
9
10
4
4
6
7
7
8
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
9
10
10
10
10
10
10
10
10
10
10 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
26h
27h
26h
27h
28h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20 | AND A expr AND A (sepr) AND A (sepr) AND A (sepr) AND A (sepr) AND (sepr) OR (sepr) <td>Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Reg Direct Addres Reg Direct Reg Direct Addres Reg Direct Reg Dir</td> <td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td> <td>Flags Flags Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z</td> <td>Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 9 10 10 9 10 10 9 10 10 9 10 1 1 1 1</td> | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Reg Direct Addres Reg Direct Reg Direct Addres Reg Direct Reg Dir | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Flags Flags Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z

 | Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 9 10 10 9 10 10 9 10 10 9
10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 10 1 1 1 1 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
0R
28h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A.expr AND A.expr AND A.lexpl AND A.lexpl AND A.lexpl AND Execut. AND Execu | Bitwise AND Direct Address Index Address Index Address Index Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Reg Direct Address Reg Index Inmediate | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z

 | Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 10 4 4 6 7 7 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | |
 | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | |
 | | | | |
| Logical Inst
AND
21h
22h
23h
23h
23h
23h
23h
23h
23h
23h
23 | AND A expr AND A lassrl AND A lassrl AND A lassrl AND B (Arstpr] AND Bregits AND Stepping And Steping <td>Bitwise AND Immediate Direct Address Index Index Direct Address Index In</td> <td>Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate</td> <td>Z Flags Z Z</td> <td>Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8</td> | Bitwise AND Immediate Direct Address Index Index Direct Address Index In | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z Flags Z Z

 | Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 9 10 9 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 4 6 7 8 8 9 10 10 4 6 6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 | | | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
22h
22h
22h
22h
25h
26h
27h
27h
27h
27h
27h
27h
27h
27h
27h
27 | AND A.expr AND A.expr AND A.fexorl AND A.fexorl AND Steppil,A AND [xexpr],expr | Birvise AND Birvise AND Direct Address Direct Address Direct Address Direct Address Index Reg Direct Address Reg Direct Address Reg Index Immediate Birvise OR Immediate Direct Address Index Even Dorect Address Direct | Immediate Immedi | Z

 | Cycles 4 6 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 10 4 4 6 6 6 7 7 8 8 9 10 10 4 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 | | | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
22h
22h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A expr AND A lever/l AND A lever/l AND [xeexpr] OR A expr OR [axpr] expr OR [axpr] XCP [axpr] XCP [axpr] | Bitwise AND Immediate Direct Address Index Index Index Index Index Index Index Reg Direct Address Immediate Bitwise OR Immediate Index Ind | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z

 | Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 4 4 6 6 7 1 10 9 10 4 6 7 7 8 9 10 7 7 8 9 10 10 4 6 7 7 8 9 10 10 4 6 7 7 8 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
42h
42h
42h
42h
42h
42h
42h
42h
42 | AND A expr
AND A (expr)
AND A (expr)
AND A (expr)
AND X (expr)
AND (X (expr) | Bitwise AND Immediate Direct Address Index Direct Address Index Mediate Direct Address Index Index Index Index Index Direct Address Index Immediate Direct Address Index Immediate Direct Address Index Direct Address Dire | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Z

 | Cycles 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 6 7 7 7 8 9 10 6 7 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 7 8 9 10 7 8 9 10 7 7 8 9 10 7 8 9 10 7 8 9 10 1 1 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
70h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
28h
20h
29h
20h
29h
20h
29h
20h
29h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20 | AND A.exp/ AND A.exp/ AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl, appl AND X.expl, appl, appl AND R.EG(X.expl, appl, appl XOR A.axpr XOR A.axpr XOR A.axpr XOR A.gent | Bitwise AND Inmediate Direct Address Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Immediate Direct Address Index Direct Address Index Index Direct Address Index Bitwise OR Index Index Bitwise XOR Index Reg Direct Address Index Reg Direct Address Index Index Bitwise XOR Index Bitwise XOR Intert Address Index Direct Address Index Direct Address Index Intert Address Index Direct Address Index Intert Address Index Direct Address Intert Address Inter Addres | Immediate Immedi | Z

 | Cycles 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 4 6 7 7 8 9 10 9 10 4 4 4 6 7 7 8 9 10 9 10 10 4 6 7 7 8 8 9 1 10 9 10 10 6 6 7 7 8 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 | | | | | | | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
25h
27h
27h
27h
27h
27h
27h
27h
27h
28h
27h
28h
22h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A largerl AND A largerl AND A largerl AND Execution AND REGENERATION AND REGNERATION AND R | Bitwise AND Immediate Direct Address Index Direct Address Index Direct Address Index Interdate Direct Address Index Inde | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Flags 7 2 2 2 3

 | Cycles 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 10 10 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
41h
42h
26h
27h
41h
42h
26h
27h
41h
42h
28h
28h
28h
28h
28h
28h
28h
28h
28h
2 | AND A.expr AND A.expr AND A.fexorl AND A.fexorl AND Expr], A. AND F. AND F. <t< td=""><td>Bitwise AND Bitwise AND Direct Address Index Bitwise Address Index Bitwise OR Bitwise Address B</td><td>Immediate Immediate Immedi</td><td>Flags Z </td><td>Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1</td></t<> | Bitwise AND Bitwise AND Direct Address Index Bitwise Address Index Bitwise OR Bitwise Address B | Immediate Immedi | Flags Z

 | Cycles 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 10 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | |
 | | | | | | | | |
| Logical Inst
AND
21h
22h
23h
24h
22h
23h
22h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A expr AND A lever) AND A lever) AND [sever) OR A expr OR A expr OR A expr OR Recipies OR Recipies AND [Sever] OR Recipies AND [Sever] OR Recipies OR Recipies AND Recipies AND Recipies AND Recipies AND Recipies OR A expr] AND Recipies | Bitwise AND Immediate Direct Address Direct Address Direct Address Direct Address Index Reg Direct Address Index Reg Direct Address Immediate Bitwise OR Immediate Direct Address Index Index Bitwise XOR Index Bitwise XOR Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Bitwise XOR Immediate Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Reg Direct Reg | Immediate Immedi | Flags Z <td>Cycles 4 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 10 4 4 6 7 7 7 8 9 10 10 10 10 10 10 10 10 10 10 10 10 10</td>

 | Cycles 4 4 6 7 7 8 9 10 9 10 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 10 4 4 6 7 7 7 8 9 10 10
10 10 10 10 10 10 10 10 10 10 10 | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
26h
27h
42h
26h
27h
42h
70h
28h
22h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
28h
20h
29h
20h
29h
20h
20h
20h
20h
20h
20h
20h
20h
20h
20 | AND A.expr AND A.expr AND A.fexch AND A.fexch AND Streppl.A | Bitwise AND Immediate Direct Address Index Direct Address Index Index Direct Address Index Index Index Index Index Index Direct Address Index Immediate Immediate Direct Address Index Immediate Index Immediate Index Inde | Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate
Immediate | Flags 2 2 2 3

 | Cycles 4 6 7 7 9 9 10 9 10 4 4 6 7 7 7 7 7 8 9 10 10 4 6 7 7 8 9 10 10 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | |
| Logical Inst
AND
21h
22h
22h
23h
22h
22h
27h
42h
27h
42h
77h
0
R
0
R
22h
22h
22h
22h
22h
22h
22h
22h
22h
2 | AND A.exp/ AND A.exp/ AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl, and X.exp | Bitwise AND Immediate Direct Address Direct Address Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Bitwise XOR Index Bitwise XOR Bitwise XOR Direct Address Index Complement Accumulator Complement Accumulator | Immediate Immedi | Flags Z <td>Cycles 4 6 7 7 7 9 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 1 10 10 10 10 10 10 10 10 10 10 10 10 1</td>

 | Cycles 4 6 7 7 7 9 10 4 4 6 7 7 8 9 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 8 9 10 9 10 4 1 10 10 10 10 10 10 10 10 10 10 10 10 1 | | | | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
21h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A expr AND A expr AND A lengt1 AND A lengt1 AND Execution AND Feast A | Bitwise AND Immediate Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Index Bitwise XOR Immediate Direct Address Index Direct Address Index Direct Address Index Reg Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Reg Direct Address Index Direct Address Index Direct Address Index Conserved Reg Direct Address Index Conserved Reg Direct Address Index Direct Address Index Conserved Conserved Reg Direct Address Index I | Immediate Immedi | Fags 7 2 2 2 3

 | Cycles 4 4 6 7 7 8 9 9 10 10 9 1 4 4 6 6 7 7 7 8 9 9 10 0 9 10 4 4 6 6 7 7 7 8 9 9 10 0 9 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 6 6 7 7 7 8 9 9 1 1 1 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 | | | | | | | | | | | | | | |
 | | | | | | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
24h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A.expr AND A.expr AND A.lexpl AND A.lexpl AND A.lexpl AND A.lexpl AND X.expl AND REGIX-expl | Bitwise AND Direct Address Index Bitwise AND Direct Address Index Bitwise OR Bitwise Address Bitwise Bitwise Address Bitwise Bitwise Address Bitwise Bitwise Address Bitwise Bitwi | Immediate Immedi | Flags Flags 2 2 2 <td>Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 9 10 4 4 6 6 7 7 8 9 9 10 4 4 6 6 9 9 10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4</td>

 | Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 9 10 4 4 6 6 7 7 8 9 9 10 4 4 6 6 9 9 10 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 | | | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
21h
22h
23h
24h
22h
24h
22h
22h
22h
22h
22h
22h
22 | AND A expr AND A fersori AND A fersori AND A level AND Exterport OR A actor OR A exterport OR A exterport OR A exterport OR Exterport OR Exterport AND Exterport OR Exterport AND Exterport OR Exterport AND Exterport | Bitwise AND Immediate Direct Address Index Index Index Index Index Reg Direct Address Index Reg Direct Address Index Immediate Bitwise OR Immediate Direct Address Index | Immediate Immedi | Flags Z <td>Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 1 1 1 1 4 6 7 7 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>

 | Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 9 10 4 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 10 1 1 4 6 7 7 7 8 9 1 1 1 1 4 6 7 7 7 8 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | | | | | | |
 | | |
| Logical Inst
AND
21h
22h
23h
24h
25h
25h
26h
27h
41h
42h
77h
28h
28h
28h
28h
28h
28h
28h
28h
28h
28 | AND A expr
AND A expr
AND A fescrit
AND A fescrit
AND | Birvise AND Birvise AND Birvise AND Direct Address Index Direct Address Index Reg Direct Address Reg Direct Address Immediate Direct Address Index Birvise OR Immediate Direct Address Index Birvise OR Birvise O | Immediate Immedi | Flags 2 2 2 3

 | Cycles 4 6 7 7 7 8 9 10 10 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 1 1 4 4 6 7 7 7 8 9 10 1 1 4 4 6 7 7 7 8 9 10 1 4 4 4 7 7 8 8 1 4 4 7 7 8 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | | | | | | |
 |
| Logical Inst
AND
21h
22h
22h
22h
22h
22h
27h
42h
77h
0
R
22h
22h
22h
22h
22h
22h
22h
22h
22h
2 | AND A expr
AND A expr
AND A lessoft
AND A lessoft
AND Expr
AND Exp | Bitwise AND Immediate Direct Address Direct Address Direct Address Index Direct Address Index Reg Direct Address Reg Index Immediate Direct Address Index Direct Address Index Direct Address Index Direct Address Index Bitwise XOR Index Bitwise XOR Bitwise XOR Bitwise XOR Direct Address Index Corperent Address Index Corperent Address Index Complement Accumulator Complement Accumulator Direct Address Index Immediate Direct Address Index Immediate Direct Address Complement Accumulator Complement Accumulator Direct Address Index Immediate Direct Address Reg Index Immediate Reg Direct Address Index Complement Accumulator Reg Index Immediate Reg Index Immediate Reg Index Immediate Reg Index Immediate Reg Index Reg | Immediate Immedi | Flags Z <td>Cycles 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>

 | Cycles 4 4 6 7 7 8 9 10 10 4 4 6 7 7 8 9 10 9 10 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 10 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 4 4 6 6 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | | | |
 | | | | | | |
 | | | | | | | |
 | |
| Logical Inst
AND
21h
22h
22h
22h
22h
22h
22h
22h
22h
22h | AND A expr AND A expr AND A lever/l AND A lever/l AND Execution AND Feedineer AND Execution OR A execution OR A execution OR A Execution OR Edition AND RECEDiter < | Bitwise AND Immediate Direct Address Imdex Reg Direct Address Imdex Reg Direct Address Imdex Reg Direct Address Immediate Immediate Immediate Bitwise XOR Immediate Bitwise XOR Immediate Direct Address Index Reg Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Reg Direct Address Index Immediate Bitwise XOR Immediate Direct Address Index Complement Accumulator Complement Address Index Immediate Complement Address Index Immediate Immediate Direct Address Index Inde | Immediate Immedi | Fags Z

 | Cycles 4 4 6 7 7 9 9 10 1 4 4 6 7 7 8 9 9 10 1 4 4 6 7 7 7 8 9 10 1 4 4 6 1 4 6 1 7 7 7 8 9 1 1 1 4 6 1 4 6 1 7 7 7 8 9 1 1 1 4 6 1 4 6 1 4 6 1 4 6 1 4 6 1 4 7 7 7 8 9 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
 | | | | | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | | | | |
 | | | | | | | | | | |
 | | | | | | | |
 | | | | | | | | |
 | | | | | | | |
 | | |

Appendix A: Application Interface Notes

Interfacing C and Assembly

To optimize argument passing and return value activities between the PSoC Designer C Compiler and Assembler, employ the #pragma fastcall.

The fastcall convention was devised to create an efficient argument/return value mechanism between 'C' and assembly language functions.

Fastcall is only used by 'C' functions calling assembly written functions. Functions written in 'C' cannot utilize the fastcall convention.

The following table reflects the set of #pragma fastcall conventions used for *argument passing* register assignments:

Argument Type	Argument Register	Comment
char	A	
char, char	Α, Χ	First char in A and second in X
int	Х, А	MSB in X and LSB in A
Pointer	Α, Χ	MSB in A and LSB in X
char,	Α, Χ	First argument passed in A. Successive arguments are pointed to by X, where X is set up as a pointer to the remaining arguments. Typically, these arguments are stored on the stack
Int,	X	X is set up as a pointer that points to the contiguous block of memory that stores the arguments. Typically, the arguments are stored on the stack.
All the others	X	Same as above

Arguments that are pushed on the stack are pushed from right to left.

The reference of returned structures reside in the A and X registers. If passed by value, a structure is always passed through the stack, and not in registers. Passing a structure by reference (i.e., passing the address of a structure) is the same as passing the address of any data item, that is, a pointer (which is 2 bytes).

The following table reflects the set of #pragma fastcall conventions used for *return value* register assignments:

Return Type	Return Register	Comment
char	A	
int	X, A	
long	r0r3	Delivered in the virtual registers
pointer	A, X	

Accessing the Assembler	. 11
ADC	. 40
ADD	. 41
Address Spaces6,	14
Addressing Modes	16
Alternative Result of IFELSEENDIF -	
ELSE	. 34
AND	.42
Appendix A: Application Interface Notes	.78
Area - AREA	.29
Area Origin - ORG	.37
ASI	.43
ASR	43
CALL	44
CMP	45
CPI	45
DEC	46
Define ASCII String - DS	32
Define Byte - DB	32
Define UNICODE String DSU	22
Define Word DW	. 33
	. 33
1 1 1 1 1 1 1 1 1 1	
Define Word, Little Endian Ordering - DW	L 24
Destine Word, Little Endian Ordering - DW	L .34
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22
Destine Word, Little Endian Ordering - DW Destination of Instruction Results6, Documentation Conventions	L . 34 . 22 3, 6
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L . 34 . 22 3, 6 . 35
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22 3,6 .35 .35
Destination of Instruction Results	L .34 .22 3,6 .35 .35 .47
Destination of Instruction Results	L .34 .22 3,6 .35 .35 .47 .34
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22 3,6 .35 .35 .47 .34 .35
Destination of Instruction Results	L .34 .22 3,6 .35 .35 .47 .34 .35 .48
Destination of Instruction Results	L .34 .22 3,6 .35 .35 .47 .34 .35 .48 .36
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22 3,6 .35 .35 .47 .34 .35 .48 .36 .49
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22 3,6 .35 .35 .47 .34 .35 .48 .36 .49
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 22 3, 6 .35 .35 .47 .34 .35 .48 .36 .49 .15 .77
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 22 3,6 .35 .35 .47 .34 .36 .49 .15 .77 .50
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22 3, 6 .35 .35 .35 .47 .34 .35 .48 .36 .49 .15 .50 .51
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22 .35 .35 .47 .34 .35 .48 .36 .49 .15 .50 .51 .52
Destine Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .22 3, 6 .35 .47 .34 .35 .47 .34 .35 .48 .36 .49 .51 .51 .52 .53
Define Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .35 .35 .47 .34 .35 .47 .34 .35 .48 .36 .49 .51 .52 .53 .54
Define Word, Little Endian Ordering - DW Destination of Instruction Results	L .34 .35 .35 .47 .34 .35 .48 .36 .49 .51 .52 .53 .54

LJMP	
	56
Macro Definition Start - MACRO/Macro	
Definition End – ENDMACRO	36
Menu Options	12
MOV	57
MVI	58
NOP	59
Notation Standards	4, 6
Opening PSoC Designer	11
OR	60
POP	61
Product Upgrades	10
Purpose	9
PUSH	61
RAM Block - BLK	31
RAM Block in Words - BLKW	31
RET	62
RETI	62
RLC	63
ROMX	63
RRC	64
SBB	65
Section 1. Introduction	6, 9
Section 2. Accessing the Assembler.6	5, 11
Section 3. The Microprocessor6	i, 13
Section 4. Assembly File Syntax6	~ ~ ~
, ,	, 23
Section 5. List File Format6	5, 23 5, 27
Section 5. List File Format	5, 23 5, 27 7, 29
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 5, 71
Section 5. List File Format6 Section 6. Assembler Directives7 Section 7. Instruction Set7 Section 8. Compile/Assemble Error Messages	5, 23 5, 27 7, 29 7, 39 5, 71 9
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 5, 71 9 68
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 5, 71 9 68 66
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 6, 71 9 68 66 10
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 5, 71 9 68 10 67
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 7, 30 7, 30,
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 7, 39 68 66 10 67 5, 23 6
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 6, 71 9 68 66 10 67 5, 23 6 23
Section 5. List File Format	5, 23 5, 27 7, 29 7, 39 6, 71 9 68 10 67 67 67 67 67 63 63 69
Section 5. List File Format	7 , 23 7 , 29 7 , 29 7 , 39 7 , 1 1 , 1 , 1 ,

Index